Ð þí8°(gx (,Arm Morello System Development Platform2arm,morello-sdparm,morelloclock-50000000 2fixed-clock=Júð€ Zapb_pclkm clock-85000000 2fixed-clock=Jÿ@ Ziofpga:aclkcpus cpu@0 2arm,rainieruycpu…psci“ @²¿Ì@Þëül2-cache2cache•¢@´ëmcpu@100 2arm,rainieruycpu…psci“ @²¿Ì@Þëül2-cache2cache•¢@´ëmcpu@10000 2arm,rainieruycpu…psci“ @²¿Ì@Þëül2-cache2cache•¢@´ëmcpu@10100 2arm,rainieruycpu…psci“ @²¿Ì@Þëül2-cache2cache•¢@´ëml3-cache2cache•mfirmwarescmi 2arm,scmitxrx(/  protocol@13u=mprotocol@14u=memory@80000000ymemoryu€memory@8080000000ymemoryu€€xpmu2arm,rainier-pmu 5psci 2arm,psci-0.2Œsmcreserved-memory @secure-firmware@ff000000uÿGspe-pmu'2arm,statistical-profiling-extension-v1 5soc 2simple-bus @serial@2a4000002arm,pl011arm,primecellu*@ 5?ü Nuartclkapb_pclkZokayinterrupt-controller@30000000 2arm,gic-v3 u00  5 ar @mmsi-controller@300400002arm,gic-v3-itsu0‡–mmsi-controller@300600002arm,gic-v3-itsu0‡–mmsi-controller@300800002arm,gic-v3-itsu0‡–mmsi-controller@300a00002arm,gic-v3-itsu0 ‡–miommu@2ce00000 2arm,smmu-v3u,à$5LPN¡eventqgerrorcmdq-sync±mmhu@450000002arm,mhu-doorbellarm,primecelluE5><¾ü  Napb_pclkmsram@6000000 2mmio-sramu€@€ scp-sram@02arm,scmi-shmemu€m scp-sram@802arm,scmi-shmemu€€m timer2arm,armv8-timer05   aliasesÊ/soc/serial@2a400000chosenÒserial0:115200n8clock-350000000 2fixed-clock=JÜ“€Zaclkm clock-148500000 2fixed-clock=JÙî Zpxclkmi2c@1c0f00002cdns,i2c-r1p14u 5Šü  J† hdmi-transmitter@70 2nxp,tda998xupÞ#Eportendpointê mdisplay@2cc000002arm,mali-d32arm,mali-d71u,À 5Eü Naclk(ú pipeline@0uüNpxclkportendpointêm iommu@4f000000 2arm,smmu-v3uO05äæ)å¡eventqgerrorpriqcmdq-sync± miommu@4f400000 2arm,smmu-v3uO@05ëí(ì¡eventqgerrorpriqcmdq-sync± mpcie@28c0000000ypci2pci-host-ecam-genericu(ÀT@o€``B Àÿ#  a4 G©ª«¬U]pcie@4fc0000000ypci2pci-host-ecam-genericuOÀT@€ppB00À#  a4 GÉÊËÌU] interrupt-parent#address-cells#size-cellsmodelcompatible#clock-cellsclock-frequencyclock-output-namesphandleregdevice_typeenable-methodi-cache-sizei-cache-line-sizei-cache-setsd-cache-sized-cache-line-sized-cache-setsnext-level-cacheclockscache-levelcache-unifiedmbox-namesmboxesshmeminterruptsrangesno-mapclock-namesstatus#interrupt-cellsinterrupt-controllermsi-controller#msi-cellsinterrupt-names#iommu-cells#mbox-cellsserial0stdout-pathvideo-portsremote-endpointiommusmsi-parentdma-coherentbus-rangelinux,pci-domaininterrupt-map-maskinterrupt-mapmsi-mapiommu-map