\8T(Tt5bananapi,bpi-r4-2g5bananapi,bpi-r4mediatek,mt7988a +&7Banana Pi BPI-R4 (1x SFP+, 1x 2.5GbE) =embeddedcpus+cpu@0arm,cortex-a73JNcpuZpscihocpuintermediate{$cpu@1arm,cortex-a73JNcpuZpscihocpuintermediate{%cpu@2arm,cortex-a73JNcpuZpscihocpuintermediate{&cpu@3arm,cortex-a73JNcpuZpscihocpuintermediate{'opp-table-0operating-points-v2opp-800000000/ Popp-1100000000A Popp-1500000000Yh/ Popp-1800000000kI oscillator-40m fixed-clockbZclkxtalpmuarm,cortex-a73-pmu  psci arm,psci-0.2asmcreserved-memory+secmon@43000000JCsoc simple-bus+interrupt-controller@c000000 arm,gic-v3PJ   @ A B     !clock-controller@10001000 mediatek,mt7988-infracfgsysconJ2clock-controller@1001b000 mediatek,mt7988-topckgensysconJwatchdog@1001c000mediatek,mt7988-wdtJ n2?okayclock-controller@1001e000mediatek,mt7988-apmixedsysJpinctrl@1001f000mediatek,mt7988-pinctrlpJ7Fgpioiocfg_triocfg_briocfg_rbiocfg_lbiocfg_tleintP`lT   !pcie0-pinsmuxxpcie3pcie_2l_0_peresetpcie_clk_req_n0_0pcie_wake_n0_0pcie1-pinsmuxxpcie1pcie_2l_1_peresetpcie_clk_req_n1pcie_wake_n1_0pcie2-pinsmuxxpcie3pcie_1l_0_peresetpcie_clk_req_n2_0pcie_wake_n2_0pcie3-pinsmuxxpcie1pcie_1l_1_peresetpcie_clk_req_n3pcie_wake_n3_0spi1-pins muxxspispi1uart0-pinsmuxxuartuart0mdio0-pins(muxxeth mdc_mdio0confSMI_0_MDCSMI_0_MDIOi2c0-g0-pins muxxi2ci2c0_1i2c1-g0-pins)muxxi2ci2c1_0i2c1-sfp-g0-pins*muxxi2c i2c1_sfpi2c2-g0-pins+muxxi2ci2c2_0i2c2-g1-pins muxxi2ci2c2_1gbe0-led0-pins,muxxled gbe0_led0gbe1-led0-pins-muxxled gbe1_led0gbe2-led0-pins.muxxled gbe2_led0gbe3-led0-pins/muxxled gbe3_led0gbe0-led1-pins0muxxled gbe0_led1gbe1-led1-pins1muxxled gbe1_led1gbe2-led1-pins2muxxled gbe2_led1gbe3-led1-pins3muxxled gbe3_led12p5gbe-led0-pins4muxxled 2p5gbe_led02p5gbe-led1-pins5muxxled 2p5gbe_led1mmc0-emmc-45-pins6muxxflashemmc_45mmc0-emmc-51-pins7muxxflashemmc_51mmc0-sdcard-pins8muxxflashsdcardsnfi-pins9muxxflashsnfispi0-pins:muxxspispi0spi0-flash-pins muxxspispi0spi0_wp_holdspi2-pins;muxxspispi2spi2-flash-pins<muxxspispi2spi2_wp_holdpwm@10048000mediatek,mt7988-pwmJPh !1otopmainpwm1pwm2pwm3pwm4pwm5pwm6pwm7pwm8?okay#mcusys@100e0000mediatek,mt7988-mcusyssysconJserial@11000000*mediatek,mt7988-uartmediatek,mt6577-uartJ { uartwakeuph'/ obaudbusdefault?okay=serial@11000100*mediatek,mt7988-uartmediatek,mt6577-uartJ | uartwakeuph'0 obaudbus ?disabledserial@11000200*mediatek,mt7988-uartmediatek,mt6577-uartJ } uartwakeuph'1 obaudbus ?disabledi2c@11003000mediatek,mt7981-i2c J0!p h.* omaindma+?okaydefault >rt5190a@64richtek,rt5190aJd   ?regulatorsbuck1rt5190a-buck1 M$M<Tf buck2vcore '$\Tfbuck3vproc '$\Tbuck4rt5190a-buck4 w@$w@<Tfldo rt5190a-ldo w@$w@Tfi2c@11004000mediatek,mt7981-i2c J@!q h.* omaindma+ ?disabled@i2c@11005000mediatek,mt7981-i2c JP!q h.* omaindma+?okaydefault Ai2c-mux@70 nxp,pca9545Jp z+Bi2c@0+Jrtc@51 nxp,pcf8563JQCeeprom@57 atmel,24c02JWi2c@1+JDspi@11007000*mediatek,mt7988-spi-quadmediatek,spi-ipmJp  h*58 oparent-clksel-clkspi-clkhclk+?okaydefault Eflash@0 spi-nandJuFpartitionsfixed-partitions+partition@0bl2J spi@11008000,mediatek,mt7988-spi-singlemediatek,spi-ipmJ  h+69 oparent-clksel-clkspi-clkhclk+default ?okayGspi@11009000*mediatek,mt7988-spi-quadmediatek,spi-ipmJ  h*7: oparent-clksel-clkspi-clkhclk+ ?disabledHlvts@1100a000mediatek,mt7988-lvts-apJh- lvts-calib-data-1usb@11190000'mediatek,mt7988-xhcimediatek,mtk-xhci J.> Fmacippc (hKMIGU$osys_ckref_ckmcu_ckdma_ckxhci_ck  ?disabledusb@11200000'mediatek,mt7988-xhcimediatek,mtk-xhci J . > Fmacippc (hLNJHV$osys_ckref_ckmcu_ckdma_ckxhci_ck ?okayImmc@11230000mediatek,mt7988-mmc J#  h?@BA() osourcehclkaxi_cgahb_cg+ ?disabledJpcie@11280000*mediatek,mt7986-pciemediatek,mt8192-pcieNpci+J(  Fpcie-mac5 F8  h]Ya!opl_250mtl_26mperi_26mtop_133mdefault?okay  Ppcie-phy!Z`mKinterrupt-controller! pcie@11290000*mediatek,mt7986-pciemediatek,mt8192-pcieNpci+J)  Fpcie-mac5 F8(( ( (  h^Zb!opl_250mtl_26mperi_26mtop_133mdefault?okay!Z`mLinterrupt-controller! pcie@11300000*mediatek,mt7986-pciemediatek,mt8192-pcieNpci+J0  Fpcie-mac5 F800 0 0  h[W_!opl_250mtl_26mperi_26mtop_133mdefault?okay!Z`mMinterrupt-controller! pcie@11310000*mediatek,mt7986-pciemediatek,mt8192-pcieNpci+J1  Fpcie-mac5 F888 8 8  h\X`!opl_250mtl_26mperi_26mtop_133mdefault?okay!Z`mNinterrupt-controller! t-phy@11c50000.mediatek,mt7986-tphymediatek,generic-tphy-v2+?okayOusb-phy@11c50000JhToref{usb-phy@11c50700J hRoref{system-controller@11d10084mediatek,mt7988-topmiscsysconJxs-phy@11e10000%mediatek,mt7988-xsphymediatek,xsphy+?okayPusb-phy@11e10000JhSoref{usb-phy@11e13000J4hQoref{ clock-controller@11f40000mediatek,mt7988-xfi-pllJefuse@11f50000%mediatek,mt7988-efusemediatek,efuseJ+calib@918J (calib@940J @Qcalib@954J TRcalib@968J hScalib@97cJ |Tclock-controller@15000000mediatek,mt7988-ethsyssysconJ2clock-controller@15031000mediatek,mt7988-ethwarpJ2thermal-zonescpu-thermalUtripscritH EcriticalVhotEhotWactive-high8Eactive active-medLEactive!active-low@Eactive"cooling-mapsmap-cpu-active-high  map-cpu-active-med !map-cpu-active-low "timerarm,armv8-timer 0   chosenserial0:115200n8pwm-fanpwm-fanP $#P?okayregulator-1p8vregulator-fixed fixed-1.8V w@$w@TfXregulator-3p3vregulator-fixed fixed-3.3V 2Z$2ZTfY__symbols__ )/cpus/cpu@0 ./cpus/cpu@1 3/cpus/cpu@2 8/cpus/cpu@3=/cpus/opp-table-0"J/soc/interrupt-controller@c000000N/soc/clock-controller@10001000W/soc/clock-controller@1001b000`/soc/watchdog@1001c000i/soc/clock-controller@1001e000t/soc/pinctrl@1001f000!x/soc/pinctrl@1001f000/pcie0-pins!/soc/pinctrl@1001f000/pcie1-pins!/soc/pinctrl@1001f000/pcie2-pins!/soc/pinctrl@1001f000/pcie3-pins /soc/pinctrl@1001f000/spi1-pins!/soc/pinctrl@1001f000/uart0-pins!/soc/pinctrl@1001f000/mdio0-pins#/soc/pinctrl@1001f000/i2c0-g0-pins#/soc/pinctrl@1001f000/i2c1-g0-pins'/soc/pinctrl@1001f000/i2c1-sfp-g0-pins#/soc/pinctrl@1001f000/i2c2-g0-pins#/soc/pinctrl@1001f000/i2c2-g1-pins%/soc/pinctrl@1001f000/gbe0-led0-pins% /soc/pinctrl@1001f000/gbe1-led0-pins%/soc/pinctrl@1001f000/gbe2-led0-pins%+/soc/pinctrl@1001f000/gbe3-led0-pins%:/soc/pinctrl@1001f000/gbe0-led1-pins%I/soc/pinctrl@1001f000/gbe1-led1-pins%X/soc/pinctrl@1001f000/gbe2-led1-pins%g/soc/pinctrl@1001f000/gbe3-led1-pins'v/soc/pinctrl@1001f000/2p5gbe-led0-pins'/soc/pinctrl@1001f000/2p5gbe-led1-pins(/soc/pinctrl@1001f000/mmc0-emmc-45-pins(/soc/pinctrl@1001f000/mmc0-emmc-51-pins'/soc/pinctrl@1001f000/mmc0-sdcard-pins /soc/pinctrl@1001f000/snfi-pins /soc/pinctrl@1001f000/spi0-pins&/soc/pinctrl@1001f000/spi0-flash-pins /soc/pinctrl@1001f000/spi2-pins&/soc/pinctrl@1001f000/spi2-flash-pins /soc/pwm@10048000/soc/mcusys@100e0000/soc/serial@11000000 /soc/i2c@11003000%/soc/i2c@11003000/rt5190a@64.0/soc/i2c@11003000/rt5190a@64/regulators/buck1.=/soc/i2c@11003000/rt5190a@64/regulators/buck3J/soc/i2c@11004000O/soc/i2c@11005000T/soc/i2c@11005000/i2c-mux@70*\/soc/i2c@11005000/i2c-mux@70/i2c@0/rtc@51#d/soc/i2c@11005000/i2c-mux@70/i2c@1m/soc/spi@11007000r/soc/spi@11007000/flash@0{/soc/spi@11008000/soc/spi@11009000/soc/lvts@1100a000/soc/usb@11200000/soc/mmc@11230000/soc/pcie@11280000(/soc/pcie@11280000/interrupt-controller/soc/pcie@11290000(/soc/pcie@11290000/interrupt-controller/soc/pcie@11300000(/soc/pcie@11300000/interrupt-controller/soc/pcie@11310000(/soc/pcie@11310000/interrupt-controller/soc/t-phy@11c50000%/soc/t-phy@11c50000/usb-phy@11c50000%/soc/t-phy@11c50000/usb-phy@11c50700 /soc/system-controller@11d10084/soc/xs-phy@11e10000&/soc/xs-phy@11e10000/usb-phy@11e10000&/soc/xs-phy@11e10000/usb-phy@11e13000/soc/efuse@11f50000/calib@918./soc/efuse@11f50000/calib@940A/soc/efuse@11f50000/calib@954T/soc/efuse@11f50000/calib@968g/soc/efuse@11f50000/calib@97cz/thermal-zones/cpu-thermal&/thermal-zones/cpu-thermal/trips/crit%/thermal-zones/cpu-thermal/trips/hot-/thermal-zones/cpu-thermal/trips/active-high,/thermal-zones/cpu-thermal/trips/active-med,/thermal-zones/cpu-thermal/trips/active-low /pwm-fan/regulator-1p8v/regulator-3p3v compatibleinterrupt-parent#address-cells#size-cellsmodelchassis-typeregdevice_typeenable-methodclocksclock-namesoperating-points-v2proc-supplyphandleopp-sharedopp-hzopp-microvoltclock-frequency#clock-cellsclock-output-namesinterruptsrangesno-mapinterrupt-controller#interrupt-cells#reset-cellsstatusreg-namesgpio-controller#gpio-cellsgpio-rangesfunctiongroupspinsdrive-strength#pwm-cellsinterrupt-namespinctrl-namespinctrl-0clock-divvin2-supplyvin3-supplyvin4-supplyregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-allowed-modesregulator-boot-onregulator-always-onreset-gpiossizespi-max-frequencyspi-tx-bus-widthspi-rx-bus-widthlabelread-only#thermal-sensor-cellsresetsnvmem-cellsnvmem-cell-namesphysassigned-clocksassigned-clock-parentslinux,pci-domainbus-rangephy-namesinterrupt-map-maskinterrupt-map#phy-cellsmediatek,syscon-typepolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresiscooling-devicetripstdout-pathcooling-levels#cooling-cellspwmscpu0cpu1cpu2cpu3cluster0_oppgicinfracfgtopckgenwatchdogapmixedsyspiopcie0_pinspcie1_pinspcie2_pinspcie3_pinsspi1_pinsuart0_pinsmdio0_pinsi2c0_pinsi2c1_pinsi2c1_sfp_pinsi2c2_0_pinsi2c2_1_pinsgbe0_led0_pinsgbe1_led0_pinsgbe2_led0_pinsgbe3_led0_pinsgbe0_led1_pinsgbe1_led1_pinsgbe2_led1_pinsgbe3_led1_pinsi2p5gbe_led0_pinsi2p5gbe_led1_pinsmmc0_pins_emmc_45mmc0_pins_emmc_51mmc0_pins_sdcardsnfi_pinsspi0_pinsspi0_flash_pinsspi2_pinsspi2_flash_pinspwmmcusysserial0i2c0rt5190a_64rt5190_buck1rt5190_buck3i2c1i2c2pca9545pcf8563i2c_sfp1spi0spi_nandspi1spi2lvtsssusb1mmc0pcie2pcie_intc2pcie3pcie_intc3pcie0pcie_intc0pcie1pcie_intc1tphytphyu2port0tphyu3port0topmiscxsphyxphyu2port0xphyu3port0lvts_calibrationphy_calibration_p0phy_calibration_p1phy_calibration_p2phy_calibration_p3cpu_thermalcpu_trip_critcpu_trip_hotcpu_trip_active_highcpu_trip_active_medcpu_trip_active_lowfanreg_1p8vreg_3p3v