78( tl ,Qualcomm SC8280XP CRD 2qcom,sc8280xp-crdqcom,sc8280xpclocksxo-board-clk 2fixed-clock=JIZsleep-clk 2fixed-clock=JZ.cpus cpu@0bcpu2arm,cortex-a78cnrypsci%psci Zl2-cache2cache(4Zl3-cache2cache(4Zcpu@100bcpu2arm,cortex-a78cnrypsci% psci Zl2-cache2cache(4Zcpu@200bcpu2arm,cortex-a78cnrypsci%  psci Zl2-cache2cache(4Z cpu@300bcpu2arm,cortex-a78cnrypsci%  psci Zl2-cache2cache(4Z cpu@400bcpu2arm,cortex-x1cnrypsciNpsci Zl2-cache2cache(4Zcpu@500bcpu2arm,cortex-x1cnrypsciNpsci Zl2-cache2cache(4Zcpu@600bcpu2arm,cortex-x1cnrypsciNpsci Zl2-cache2cache(4Zcpu@700bcpu2arm,cortex-x1cnrypsciNpsci Zl2-cache2cache(4Zcpu-mapcluster0core0Bcore1Bcore2Bcore3Bcore4Bcore5Bcore6Bcore7Bidle-statesFpscicpu-sleep-0-02arm,idle-stateSlittle-rail-power-collapsec@zc^Z&cpu-sleep-1-02arm,idle-stateSbig-rail-power-collapsec@zZ'domain-idle-statescluster-sleep-02domain-idle-statecADz 'Z(firmwarescm2qcom,scm-sc8280xpqcom,scm  !0Zinterconnect-aggre1-noc2qcom,sc8280xp-aggre1-noc"Z:interconnect-aggre2-noc2qcom,sc8280xp-aggre2-noc"Zinterconnect-clk-virt2qcom,sc8280xp-clk-virt"Z7interconnect-config-noc2qcom,sc8280xp-config-noc"Z9interconnect-dc-noc2qcom,sc8280xp-dc-noc"Zinterconnect-gem-noc2qcom,sc8280xp-gem-noc"Z8interconnect-lpass-ag-noc2qcom,sc8280xp-lpass-ag-noc"Zinterconnect-mc-virt2qcom,sc8280xp-mc-virt"Z interconnect-mmss-noc2qcom,sc8280xp-mmss-noc"Zinterconnect-nspa-noc2qcom,sc8280xp-nspa-noc"Zinterconnect-nspb-noc2qcom,sc8280xp-nspb-noc"Zinterconnect-system-noc2qcom,sc8280xp-system-noc"Zmemory@80000000bmemorynopp-table-cpu02operating-points-v2Zopp-300000000|opp-403200000Xopp-4992000000`opp-595200000#z@opp-691200000)2H opp-8064000000wopp-9024000005Ɉopp-1017600000Hopp-1171200000E;opp-1286400000Ljopp-1401600000Sopp-1516800000ZhȀopp-1632000000aFXopp-1747200000h$(9opp-1862400000o9opp-1977600000u9opp-2073600000{9opp-2169600000Qx9opp-2284800000/H9opp-2400000000 9opp-24960000009opp-2592000000~9opp-268800000079opp-2803200000p9opp-2899200000H9opp-2995200000 9opp-table-qup100mhz2operating-points-v2Z;opp-75000000xh#opp-100000000$pmu2arm,armv8-pmuv3 psci 2arm,psci-1.0smcpower-domain-cpu0*%>&Zpower-domain-cpu1*%>&Z power-domain-cpu2*%>&Z power-domain-cpu3*%>&Z power-domain-cpu4*%>'Zpower-domain-cpu5*%>'Zpower-domain-cpu6*%>'Zpower-domain-cpu7*%>'Zpower-domain-cpu-cluster0*>(Z%reserved-memory Qreserved-region@80000000nXcmd-db-region@80860000 2qcom,cmd-dbnXZreserved-region@80880000nXsmem-region@80900000 2qcom,smemn X_)Zreserved-region@80b00000nXreserved-region@83b00000npXreserved-region@85b00000nXadsp-region@86c00000nXZgslpi-region@88c00000nPXZccdsp0-region@8a100000nXZcdsp1-region@8c600000n`XZreserved-region@aeb00000n`Xgpu-mem@8bf00000n XZwlinux,cma2shared-dma-poolglusmp2p-adsp 2qcom,smp2p* *master-kernelmaster-kernelZhslave-kernel slave-kernelZfsmp2p-nsp0 2qcom,smp2p^* *master-kernelmaster-kernelZslave-kernel slave-kernelZsmp2p-nsp1 2qcom,smp2pih* * master-kernelmaster-kernelZslave-kernel slave-kernelZsmp2p-slpi 2qcom,smp2p* *master-kernelmaster-kernelZeslave-kernel slave-kernelZbsoc@0 2simple-bus QZ ethernet@200002qcom,sc8280xp-ethqos n`#stmmacethrgmii r+3+8+4+6-stmmacethpclkptp_refrgmii9macirqeth_lpi I,+ PY bp ~disabledZ clock-controller@1000002qcom,gcc-sc8280xpn=*r-./0123456Z+mailbox@4080002qcom,sc8280xp-ipccqcom,ipccn@ Z*efuse@784000!2qcom,sc8280xp-qfpromqcom,qfpromnx@0 Z gpu-speed-bin@18bnZ geniqup@8c00002qcom,geni-se-qupn r++ -m-ahbs-ahb I, Q~okayZ i2c@8800002qcom,geni-i2cn@ r+-se u6H 7789.: qup-corequp-configqup-memory ~disabledZspi@8800002qcom,geni-spin@ r+-se u6H 7789.: qup-corequp-configqup-memory ~disabledZi2c@8840002qcom,geni-i2cn@@ r+-se G6H 7789.: qup-corequp-configqup-memory ~disabledZspi@8840002qcom,geni-spin@@ r+-se G6H 7789.: qup-corequp-configqup-memory ~disabledZserial@8840002qcom,geni-debug-uartn@@r+-se G;60 7789.qup-corequp-config~okayZi2c@8880002qcom,geni-i2cn@ r+-se H6H 7789.: qup-corequp-configqup-memory ~disabledZspi@8880002qcom,geni-spin@ r+-se H6H 7789.: qup-corequp-configqup-memory ~disabledZserial@8880002qcom,geni-uartn@r+-se H;60 7789.qup-corequp-config<default ~disabledZi2c@88c0002qcom,geni-i2cn@ r+-se I6H 7789.: qup-corequp-configqup-memory ~disabledZspi@88c0002qcom,geni-spin@ r+-se I6H 7789.: qup-corequp-configqup-memory ~disabledZi2c@8900002qcom,geni-i2cn@ r+-se J6H 7789.: qup-corequp-configqup-memory ~disabledZspi@8900002qcom,geni-spin@ r+-se J6H 7789.: qup-corequp-configqup-memory ~disabledZi2c@8940002qcom,geni-i2cn@@-ser+ K 6H 7789.: qup-corequp-configqup-memory~okayJdefault=Ztouchpad@15 2hid-over-i2cn >?default@keyboard@68 2hid-over-i2cnh >h?defaultAspi@8940002qcom,geni-spin@@ r+-se K6H 7789.: qup-corequp-configqup-memory ~disabledZi2c@8980002qcom,geni-i2cn@ -ser+ A6H 7789.: qup-corequp-configqup-memory ~disabledZspi@8980002qcom,geni-spin@ r+-se A6H 7789.: qup-corequp-configqup-memory ~disabledZi2c@89c0002qcom,geni-i2cn@ -ser+ B6H 7789.: qup-corequp-configqup-memory ~disabledZspi@89c0002qcom,geni-spin@ r+-se B6H 7789.: qup-corequp-configqup-memory ~disabledZgeniqup@9c00002qcom,geni-se-qupn`r++ -m-ahbs-ahb I,c Q~okayZ i2c@9800002qcom,geni-i2cn@ -ser+ Y6H 7789,: qup-corequp-configqup-memory ~disabledZ!spi@9800002qcom,geni-spin@ r+-se Y6H 7789,: qup-corequp-configqup-memory ~disabledZ"i2c@9840002qcom,geni-i2cn@@ -ser+ Z6H 7789,: qup-corequp-configqup-memory ~disabledZ#spi@9840002qcom,geni-spin@@ r+-se Z6H 7789,: qup-corequp-configqup-memory ~disabledZ$i2c@9880002qcom,geni-i2cn@ -ser+ [6H 7789,: qup-corequp-configqup-memory ~disabledZ%spi@9880002qcom,geni-spin@ r+-se [6H 7789,: qup-corequp-configqup-memory ~disabledZ&serial@9880002qcom,geni-uartn@r+-se [;60 7789,qup-corequp-config~okayBdefaultZ'bluetooth2qcom,wcn6855-btCDE$F3GCHTIeJi2c@98c0002qcom,geni-i2cn@ -ser+ \6H 7789,: qup-corequp-configqup-memory ~disabledZ(spi@98c0002qcom,geni-spin@ r+-se \6H 7789,: qup-corequp-configqup-memory ~disabledZ)i2c@9900002qcom,geni-i2cn@-ser+ ] 6H 7789,: qup-corequp-configqup-memory~okayJdefaultKZ*touchscreen@10 2hid-over-i2cn >?defaultLspi@9900002qcom,geni-spin@ r+-se ]6H 7789,: qup-corequp-configqup-memory ~disabledZ+i2c@9940002qcom,geni-i2cn@@ -ser+ ^6H 7789,: qup-corequp-configqup-memory ~disabledZ,spi@9940002qcom,geni-spin@@ r+-se ^6H 7789,: qup-corequp-configqup-memory ~disabledZ-i2c@9980002qcom,geni-i2cn@ -ser+ _6H 7789,: qup-corequp-configqup-memory ~disabledZ.spi@9980002qcom,geni-spin@ r+-se _6H 7789,: qup-corequp-configqup-memory ~disabledZ/i2c@99c0002qcom,geni-i2cn@ -ser+ `6H 7789,: qup-corequp-configqup-memory ~disabledZ0spi@99c0002qcom,geni-spin@ r+-se `6H 7789,: qup-corequp-configqup-memory ~disabledZ1geniqup@ac00002qcom,geni-se-qupn`r++ -m-ahbs-ahb I, Q~okayZ2i2c@a800002qcom,geni-i2cn@ r+-se a6H 7789-: qup-corequp-configqup-memory ~disabledZ3spi@a800002qcom,geni-spin@ r+-se a6H 7789-: qup-corequp-configqup-memory ~disabledZ4i2c@a840002qcom,geni-i2cn@@ r+-se b6H 7789-: qup-corequp-configqup-memory ~disabledZ5spi@a840002qcom,geni-spin@@ r+-se b6H 7789-: qup-corequp-configqup-memory ~disabledZ6i2c@a880002qcom,geni-i2cn@ r+-se c6H 7789-: qup-corequp-configqup-memory ~disabledZ7spi@a880002qcom,geni-spin@ r+-se c6H 7789-: qup-corequp-configqup-memory ~disabledZ8i2c@a8c0002qcom,geni-i2cn@ r+-se d6H 7789-: qup-corequp-configqup-memory ~disabledZ9spi@a8c0002qcom,geni-spin@ r+-se d6H 7789-: qup-corequp-configqup-memory ~disabledZ:i2c@a900002qcom,geni-i2cn@ r+-se e6H 7789-: qup-corequp-configqup-memory ~disabledZ;spi@a900002qcom,geni-spin@ r+-se e6H 7789-: qup-corequp-configqup-memory ~disabledZ<i2c@a940002qcom,geni-i2cn@@ r+-se f6H 7789-: qup-corequp-configqup-memory ~disabledZ=spi@a940002qcom,geni-spin@@ r+-se f6H 7789-: qup-corequp-configqup-memory ~disabledZ>i2c@a980002qcom,geni-i2cn@ r+-se C6H 7789-: qup-corequp-configqup-memory ~disabledZ?spi@a980002qcom,geni-spin@ r+-se C6H 7789-: qup-corequp-configqup-memory ~disabledZ@i2c@a9c0002qcom,geni-i2cn@ r+-se D6H 7789-: qup-corequp-configqup-memory ~disabledZAspi@a9c0002qcom,geni-spin@ r+-se D6H 7789-: qup-corequp-configqup-memory ~disabledZBrng@10d3000 2qcom,prng-een 0r--coreZCpcie@1c00000 jbpci2qcom,pcie-sc8280xp`n000 000#parfdbielbiatuconfigmhi 8Q0 0000vM09msi0msi1msi2msi3Hr++++++&+ + +$Y-auxcfgbus_masterbus_slaveslave_q2addrss_sf_tbunoc_aggr_4noc_aggr_south_sfcnoc_qx+$0  89Qpcie-memcpu-pcie+ pci+N 5pciephy~okay '> 3>>OdefaultPZDpcie@0bpcinv QZEwifi@0 2pci17cb,1103nCDE$FOQaRCHTIeJsQC_8280XP_CRDphy@1c06000"2qcom,sc8280xp-qmp-gen3x1-pcie-phyn` 0r++++W++$-auxcfg_ahbrefrchngpipepipediv2+W++#phy=pcie_4_pipe_clk~okaySTZ5pcie@1c08000 jbpci2qcom,pcie-sc8280xp`n022 22#parfdbielbiatuconfigmhi 8Q2 2020vM 09msi0msi1msi2msi3@r++++++&+ + Q-auxcfgbus_masterbus_slaveslave_q2addrss_sf_tbunoc_aggr_4noc_aggr_south_sf+$0  89Ppcie-memcpu-pcie+pci+N 4pciephy ~disabledZFpcie@0bpcinv QZGphy@1c0e000"2qcom,sc8280xp-qmp-gen3x2-pcie-phyn 0r++++V++$-auxcfg_ahbrefrchngpipepipediv2+V++phy=pcie_3b_pipe_clk ~disabledZ4pcie@1c10000 jbpci2qcom,pcie-sc8280xp`n044 440#parfdbielbiatuconfigmhi 8Q4 4040vM 089:v9msi0msi1msi2msi3 @r++++++&+ + Q-auxcfgbus_masterbus_slaveslave_q2addrss_sf_tbunoc_aggr_4noc_aggr_south_sf+$0  89Opcie-memcpu-pcie+pci+N 3pciephy~okay '> 3>>UdefaultVZHpcie@0bpcinv QZIphy@1c14000"2qcom,sc8280xp-qmp-gen3x4-pcie-phy n@ ` 0r++++U++$-auxcfg_ahbrefrchngpipepipediv2+U++phy !D=pcie_3a_pipe_clk~okaySTZ3pcie@1c18000 jbpci2qcom,pcie-sc8280xp`n088 88#parfdbielbiatuconfigmhi 8Q8 8080vM 023459msi0msi1msi2msi3w@r+t+v+w+}+~+&+ + Q-auxcfgbus_masterbus_slaveslave_q2addrss_sf_tbunoc_aggr_4noc_aggr_south_sf+t$0  89Npcie-memcpu-pcie+pci+N 2pciephy ~disabledZJpcie@0bpcinv QZKphy@1c1e000"2qcom,sc8280xp-qmp-gen3x2-pcie-phyn 0r+t+v+h+T+y+|$-auxcfg_ahbrefrchngpipepipediv2+T++phy=pcie_2b_pipe_clk ~disabledZ2pcie@1c20000 jbpci2qcom,pcie-sc8280xp`n0<< <<0#parfdbielbiatuconfigmhi 8Q< <0<0vM 0V   9msi0msi1msi2msi3@r+i+k+l+r+s+&+ + Q-auxcfgbus_masterbus_slaveslave_q2addrss_sf_tbunoc_aggr_4noc_aggr_south_sf+i$0  89Mpcie-memcpu-pcie+ pci+N 1pciephy~okay '> 3>>WdefaultXZLpcie@0bpcinv QZMphy@1c24000"2qcom,sc8280xp-qmp-gen3x4-pcie-phy n@ ` 0r+i+k+h+S+n+q$-auxcfg_ahbrefrchngpipepipediv2+S++phy !D=pcie_2a_pipe_clk~okaySTZ1ufshc@1d84000-2qcom,sc8280xp-ufshcqcom,ufshcjedec,ufs-2.0n@0   Yufsphy+1rst+N I,@r+ + + +++++n-core_clkbus_aggr_clkiface_clkcore_clk_uniproref_clktx_lane0_sync_clkrx_lane0_sync_clkrx_lane1_sync_clk@xhxh~okay > Z 5([4 Z\phy@1d870002qcom,sc8280xp-qmp-ufs-phynpr-++-refref_auxqref+\ufsphy~okay]^ZYufshc@1da4000-2qcom,sc8280xp-ufshcqcom,ufshcjedec,ufs-2.0n@0 } _ufsphy+0rst+ I,@r++ ++ ++++n-core_clkbus_aggr_clkiface_clkcore_clk_uniproref_clktx_lane0_sync_clkrx_lane0_sync_clkrx_lane1_sync_clk@xhxh ~disabledZ`phy@1da70002qcom,sc8280xp-qmp-ufs-phynpr-++-refref_auxqref+`ufsphy ~disabledZ_hwlock@1f400002qcom,tcsr-mutexnFZ)syscon@1fc00002qcom,sc8280xp-tcsrsysconnZ!remoteproc@2400000,2qcom,sc8280xp-slpi-pasqcom,sm8350-slpi-pasn@<a bbbb#9wdogfatalreadyhandoverstop-ackr--xo66lcxlmxTcbdke|stop~okayqcom/sc8280xp/qcslpi8280.mbnZNglink-edge* *slpifastrpc 2qcom,fastrpcfastrpcglink-apps-dspsdsp compute-cb@12qcom,fastrpc-compute-cbn I,!compute-cb@22qcom,fastrpc-compute-cbn I,"compute-cb@32qcom,fastrpc-compute-cbn I,#remoteproc@30000002qcom,sc8280xp-adsp-pasnLfffff09wdogfatalreadyhandoverstop-ackshutdown-ackr--xo66lcxlmxTgbdkh|stop~okayqcom/sc8280xp/qcadsp8280.mbnZOglink-edge* *lpassZPgpr 2qcom,gpr adsp_apps service@1 2qcom,q6apmnavs/audiomsm/adsp/audio_pdZQdais2qcom,q6apm-dais I, ZRbedais2qcom,q6apm-lpass-daisZSservice@2 2qcom,q6prmnavs/audiomsm/adsp/audio_pdZTclock-controller2qcom,q6prm-lpass-clocks=Zirxmacro@32000002qcom,sc8280xp-lpass-rx-macron 4ri@iAifigj-mclknplmacrodcodecfsgeni@iA$$mclk=defaultk ~disabledZlsoundwire@32100002qcom,soundwire-v1.6.0n!  rl-ifacemswr_audio_cgcrRX!1J ] p  ~disabledZUtxmacro@32200002qcom,sc8280xp-lpass-tx-macron"defaultn4ri9i:ifigj-mclknplmacrodcodecfsgeni9i:$$mclk= ~disabledZqcodec@32400002qcom,sc8280xp-lpass-wsa-macron$4riBiCifigj-mclknplmacrodcodecfsgeniBiC$$=mclkdefaulto ~disabledZpsoundwire@3250000n% 2qcom,soundwire-v1.6.0 rp-ifacemswr_audio_cgcrWSA!1??J   ]p  ~disabledZVclock-controller@32a90002qcom,sc8280xp-lpassaudioccn*=Zmsoundwire@33300002qcom,soundwire-v1.6.0n3  9corewakeuprq-ifacerswr_audio_cgcrTX !1J]p ~disabledZWcodec@33700002qcom,sc8280xp-lpass-va-macron70ri9ifigi:-mclkmacrodcodecnpl i9$=fsgen ~disabledZjpinctrl@33c0000 2qcom,sc8280xp-lpass-lpi-pinctrl n<U srifig -coreaudio ~disabledZstx-swr-default-stateZnclk-pins"gpio0 'swr_tx_clk0?Idata-pins "gpio1gpio2 'swr_tx_data0?Vrx-swr-default-stateZkclk-pins"gpio3 'swr_rx_clk0?Idata-pins "gpio4gpio5 'swr_rx_data0?Vdmic01-default-stateZXclk-pins"gpio6 'dmic1_clk0ddata-pins"gpio7 'dmic1_data0pdmic01-sleep-stateZYclk-pins"gpio6 'dmic1_clk0I}data-pins"gpio7 'dmic1_data0pdmic23-default-stateZZclk-pins"gpio8 'dmic2_clk0ddata-pins"gpio9 'dmic2_data0pdmic23-sleep-stateZ[clk-pins"gpio8 'dmic2_clk0I}data-pins"gpio9 'dmic2_data0pwsa-swr-default-stateZoclk-pins"gpio10 'wsa_swr_clk0?Idata-pins"gpio11 'wsa_swr_data0?Vwsa2-swr-default-stateZ\clk-pins"gpio15 'wsa2_swr_clk0?Idata-pins"gpio16'wsa2_swr_data0?Vclock-controller@33e00002qcom,sc8280xp-lpassccn> =Zrgpu@3d000002qcom,adreno-690.0qcom,adreno0n##kgsl_3d0_reg_memorycx_memcx_dbgc ,It t uv 8 gfx-mem~okayZopp-table2operating-points-v2Zuopp-270000000߀@opp-410000000p8opp-500000000e8opp-547000000 8opp-606000000$Ӏ)opp-640000000&%@)opp-655000000' )opp-690000000) )zap-shader ~disabled Tw qcom/sc8280xp/qcdxkmsuc8280.mbngmu@3d6a000&2qcom,adreno-gmu-690.0qcom,adreno-gmu0n֠@ )#gmursccgmu_pdc019hfigmu8rxx+%+Mxxx%-gmucxoaximemnocahbhubsmmu_votexxcxgx It yZvopp-table2operating-points-v2Zyopp-200000000 0opp-500000000eclock-controller@3d900002qcom,sc8280xp-gpuccnr-+J+K8-bi_tcxogcc_gpu_gpll0_clk_srcgcc_gpu_gpll0_div_clk_src6=*Zxiommu@3da0000B2qcom,sc8280xp-smmu-500qcom,adreno-smmuqcom,smmu-500arm,mmu-500n8r+M+Nxxxxx-gcc_gpu_memnoc_gfx_clkgcc_gpu_snoc_dvm_gfx_clkgpu_cc_ahb_clkgpu_cc_hlos1_vote_gpu_smmu_clkgpu_cc_cx_gmu_clkgpu_cc_hub_cx_int_clkgpu_cc_hub_aon_clkxZtmmc@8804000&2qcom,sc8280xp-sdhciqcom,sdhci-msm-v5n@9hc_irqpwr_irqr++--ifacecorexo+.0  89/sdhc-ddrcpu-sdhc I,6z~okay{|defaultsleep}~ >Z]opp-table2operating-points-v2Zzopp-100000000#w@ opp-202000000 FRej  @phy@88e500022qcom,sc8280xp-usb-hs-phyqcom,usb-snps-hs-5nm-phynPr--ref+,~okay  Zphy@88e700022qcom,sc8280xp-usb-hs-phyqcom,usb-snps-hs-5nm-phynpr+-ref+( ~disabledZphy@88e800022qcom,sc8280xp-usb-hs-phyqcom,usb-snps-hs-5nm-phynr+-ref+) ~disabledZphy@88e900022qcom,sc8280xp-usb-hs-phyqcom,usb-snps-hs-5nm-phynr+-ref+* ~disabledZphy@88ea00022qcom,sc8280xp-usb-hs-phyqcom,usb-snps-hs-5nm-phynr+-ref++ ~disabledZphy@88eb0002qcom,sc8280xp-qmp-usb43dp-phyn@ r+=+`+?+@-auxrefcom_auxusb3_pipe+ +9+F phycommon=~okayT )Z/ports port@0nendpoint <Zport@1nendpoint <Zport@2nendpoint <Zphy@88ef0002qcom,sc8280xp-qmp-usb3-uni-phyn  r+6+4+8+9-auxrefcom_auxpipe+;+? phyphy_phy+ =usb2_phy0_pipe_clk ~disabledZphy@88f10002qcom,sc8280xp-qmp-usb3-uni-phyn  r+6+5+8+;-auxrefcom_auxpipe+<+@ phyphy_phy+ =usb2_phy1_pipe_clk ~disabledZphy@890200022qcom,sc8280xp-usb-hs-phyqcom,usb-snps-hs-5nm-phyn r--ref+-~okay  Zphy@89030002qcom,sc8280xp-qmp-usb43dp-phyn0@ r+B+^+D+E-auxrefcom_auxusb3_pipe+ +:+B phycommon=~okay^ )Z0ports port@0nendpoint <Zport@1nendpoint <Zport@2nendpoint <Zphy@8909a002qcom,sc8280xp-dp-phy@nr -auxcfg_ahb6 = ~disabledZphy@890ca002qcom,sc8280xp-dp-phy@nr -auxcfg_ahb6 = ~disabledZpmu@909100002qcom,sc8280xp-llcc-bwmonqcom,sc7280-llcc-bwmonn  Q  opp-table2operating-points-v2Zopp-0 opp-1>opp-2popp-3'opp-4,hopp-5;0Xopp-6N(opp-7Zopp-8ci8opp-9yopp-10|%@opp-11Aopp-12pmu@90b6400*2qcom,sc8280xp-cpu-bwmonqcom,sdm845-bwmonn d E 88opp-table2operating-points-v2Zopp-0"opp-1Eopp-2l}popp-3opp-4opp-59`opp-6ёsystem-cache-controller@92000002qcom,sc8280xp-llccn  ( 0 8 @ H P X `l#llcc0_basellcc1_basellcc2_basellcc3_basellcc4_basellcc5_basellcc6_basellcc7_basellcc_broadcast_base Fusb@a4f8800 2qcom,sc8280xp-dwc3-mpqcom,dwc3n O QHr++ + +%+"++++R-cfg_noccoreifacesleepmock_utminoc_aggrnoc_aggr_northnoc_aggr_southnoc_sys+"+ $ YX\[aa~aaaaaaaa9pwr_event_1pwr_event_2pwr_event_3pwr_event_4hs_phy_1hs_phy_2hs_phy_3hs_phy_4dp_hs_phy_1dm_hs_phy_1dp_hs_phy_2dm_hs_phy_2dp_hs_phy_3dm_hs_phy_3dp_hs_phy_4dm_hs_phy_4ss_phy_1ss_phy_2+ N+40 : 89;usb-ddrapps-usb ~disabledZ^usb@a400000 2snps,dwc3n @  I, *usb2-0usb3-0usb2-1usb3-1usb2-2usb2-3 Lhost T lZ_usb@a6f88002qcom,sc8280xp-dwc3qcom,dwc3n o QHr+ +&++++(++++R-cfg_noccoreifacesleepmock_utminoc_aggrnoc_aggr_northnoc_aggr_southnoc_sys+(+&$ D$%aaa<9pwr_evenths_phy_irqdp_hs_phy_irqdm_hs_phy_irqss_phy_irq+ N+50 : 899usb-ddrapps-usb~okayZ`usb@a600000 2snps,dwc3n ` # I,   /usb2-phyusb3-phy T l LhostZaports port@0nendpoint <Zport@1nendpoint <Zusb@a8f88002qcom,sc8280xp-dwc3qcom,dwc3n  QHr+!+,++1+.++++R-cfg_noccoreifacesleepmock_utminoc_aggrnoc_aggr_northnoc_aggr_southnoc_sys+.+,$ D+a a a<9pwr_evenths_phy_irqdp_hs_phy_irqdm_hs_phy_irqss_phy_irq+ N+60 : 89:usb-ddrapps-usb~okayZbusb@a800000 2snps,dwc3n  * I,`  0usb2-phyusb3-phy T l LhostZcports port@0nendpoint <Zport@1nendpoint <Zcci@ac4a000#2qcom,sc8280xp-cciqcom,msm8996-ccin Ġ  r"%-camnoc_axislow_ahb_srccpas_ahbccidefaultsleep  ~disabledZdi2c-bus@0nJB@ Zei2c-bus@1nJB@ Zfcci@ac4b000#2qcom,sc8280xp-cciqcom,msm8996-ccin İ  r"%-camnoc_axislow_ahb_srccpas_ahbccidefaultsleep  ~disabledZgi2c-bus@0nJB@ Zhi2c-bus@1nJB@ Zicci@ac4c000#2qcom,sc8280xp-cciqcom,msm8996-ccin   r"%-camnoc_axislow_ahb_srccpas_ahbccidefaultsleep  ~disabledZji2c-bus@0nJB@ Zki2c-bus@1nJB@ Zlcci@ac4d000#2qcom,sc8280xp-cciqcom,msm8996-ccin   r"%-camnoc_axislow_ahb_srccpas_ahbccidefaultsleep  ~disabledZmi2c-bus@0nJB@ Zni2c-bus@1nJB@ Zocamss@ac5a0002qcom,sc8280xp-camss@n Š P p @ 0 `@ ˠ @  @@ ̀ ̰@  @ ` ͐@  @ @#csiphy2csiphy3csiphy0csiphy1vfe0csid0vfe1csid1vfe2csid2vfe_lite0csid0_litevfe_lite1csid1_litevfe_lite2csid2_litevfe_lite3csid3_litevfe3csid3gh9csid1_litevfe_lite1csiphy3csid0vfe0csid1vfe1csid0_litevfe_lite0csiphy0csiphy1csiphy2csid2vfe2csid3_litecsid2_litevfe_lite3vfe_lite2csid3vfe3(ife0ife1ife2ife3top@r",$-&.(/*5689<=?@CDFGJKMNQSTVXY[]^`bc++-camnoc_axicpas_ahbcsiphy0csiphy0_timercsiphy1csiphy1_timercsiphy2csiphy2_timercsiphy3csiphy3_timervfe0_axivfe0vfe0_cphy_rxvfe0_csidvfe1_axivfe1vfe1_cphy_rxvfe1_csidvfe2_axivfe2vfe2_cphy_rxvfe2_csidvfe3_axivfe3vfe3_cphy_rxvfe3_csidvfe_lite0vfe_lite0_cphy_rxvfe_lite0_csidvfe_lite1vfe_lite1_cphy_rxvfe_lite1_csidvfe_lite2vfe_lite2_cphy_rxvfe_lite2_csidvfe_lite3vfe_lite3_cphy_rxvfe_lite3_csidgcc_axi_hfgcc_axi_sfI, , , @, `, , , , ,$,$ ,$@,$`,$,$,$,$` 89   0cam_ahbcam_hf_mnoccam_sf_mnoccam_sf_icp_mnoc ~disabledZpports port@0n port@1n port@2n port@3n clock-controller@ad000002qcom,sc8280xp-camccn r+--.6#=*Zdisplay-subsystem@ae000002qcom,sc8280xp-mdssn #mdssr+-<-ifaceahbcore S0   mdp0-memmdp1-mem I, Q~okayZdisplay-controller@ae010002qcom,sc8280xp-dpu n  0 #mdpvbif0r+.+/?<K!-busnrt_busifacelutcorevsync6K$Zqports port@0nendpoint <Zport@4nendpoint <Zport@5nendpoint <Zport@6nendpoint <Zopp-table2operating-points-v2Zopp-200000000 #opp-300000000$opp-375000000Z opp-500000000eNopp-600000000#Fdisplayport-controller@ae900002qcom,sc8280xp-dpPn      (r;-core_ifacecore_auxctrl_linkctrl_link_ifacestream_pixel // /dp6~okayZrports port@0nendpoint <Zport@1nendpoint  <Zopp-table2operating-points-v2Zopp-160000000 h#opp-270000000߀$opp-540000000 /opp-8100000000GNdisplayport-controller@ae980002qcom,sc8280xp-dpPn      (r ;-core_ifacecore_auxctrl_linkctrl_link_ifacestream_pixel! 00 0dp6~okayZsports port@0nendpoint <Zport@1nendpoint  <Zopp-table2operating-points-v2Zopp-160000000 h#opp-270000000߀$opp-540000000 /opp-8100000000GNdisplayport-controller@ae9a0002qcom,sc8280xp-dpPn     (r%'*+;-core_ifacecore_auxctrl_linkctrl_link_ifacestream_pixel dp6(,  ~disabledZtports port@0nendpoint <Zport@1nopp-table2operating-points-v2Zopp-160000000 h#opp-270000000߀$opp-540000000 /opp-8100000000GNdisplayport-controller@aea00002qcom,sc8280xp-edpPn     (r/145;-core_ifacecore_auxctrl_linkctrl_link_ifacestream_pixel dp626 ~okay Zuports port@0nendpoint <Zport@1nendpoint <Zopp-table2operating-points-v2Zopp-160000000 h#opp-270000000߀$opp-540000000 /opp-8100000000GNaux-buspanel 2edp-panel  portendpoint <Zphy@aec2a002qcom,sc8280xp-dp-phy@n * " & r% -auxcfg_ahb6 = ~disabledZphy@aec5a002qcom,sc8280xp-edp-phy@n Z R V Pr/ -auxcfg_ahb6 =~okay]^Zclock-controller@af000002qcom,sc8280xp-dispcc0n dr+--.//006=*~okayZinterrupt-controller@b2200002qcom,sc8280xp-pdcqcom,pdc n "` ((672;8>v@BEVF6|a~!YCz ytY\n/rZathermal-sensor@c251000"2qcom,sc8280xp-tsensqcom,tsens-v2 n % "@ aza|9uplowcritical Zthermal-sensor@c252000"2qcom,sc8280xp-tsensqcom,tsens-v2 n %  "P a{a}9uplowcritical Zvthermal-sensor@c263000"2qcom,sc8280xp-tsensqcom,tsens-v2 n &0 "  aa9uplowcritical Zrestart@c264000 2qcom,psholdn &@ ~reservedthermal-sensor@c265000"2qcom,sc8280xp-tsensqcom,tsens-v2 n &P "0 aa9uplowcritical Zpower-management@c300000%2qcom,sc8280xp-aoss-qmpqcom,aoss-qmpn 0* *=Zdsram@c3f00002qcom,rpmh-statsn ?bdspmi@c4400002qcom,spmi-pmic-arbPn D ``p @`#corechnlsobsrvrintrcnfg 9periph_irq a   Zpmic@02qcom,pmk8350qcom,spmi-pmicn Zwpon@13002qcom,pmk8350-ponn #hlospbsZxpwrkey2qcom,pmk8350-pwrkey t~okayZyresin2qcom,pmk8350-resin ~disabledZzadc@31002qcom,spmi-adc7n11  Zchannel@3n #pmk8350_die_tempchannel@44nD 4 Hpmk8350_xo_thermchannel@103n #pmc8280_1_die_tempchannel@303n #pmc8280_2_die_tempchannel@403n #pmr735a_die_tempadc-tm@34002qcom,spmi-adc-tm5-gen2n44   ~disabledZ{rtc@61002qcom,pmk8350-rtcnab #rtcalarmb~okay Y eoffsetZ|nvram@85002qcom,spmi-sdamn  Q~okayZ}rtc-offset@bcnZpmic@12qcom,pm8350qcom,spmi-pmicn Z~temp-alarm@a002qcom,spmi-temp-alarmn   v thermal Zgpio@8800 2qcom,pm8350-gpioqcom,spmi-gpion  Zedp-bl-en-state"gpio8'normalZedp-bl-reg-en-state"gpio9'normalZkypd-vol-up-n-state"gpio6'normal  pZmisc-3p3-reg-en-state"gpio2'normalZpmic@22qcom,pm8350cqcom,spmi-pmicn Ztemp-alarm@a002qcom,spmi-temp-alarmn   Zgpio@8800!2qcom,pm8350c-gpioqcom,spmi-gpion  Zedp-bl-pwm-state"gpio8'func1Zpwm2qcom,pm8350c-pwm  ~okayZpmic@32qcom,pm8350qcom,spmi-pmicn Ztemp-alarm@a002qcom,spmi-temp-alarmn   v thermal Zgpio@8800 2qcom,pm8350-gpioqcom,spmi-gpion  Zwwan-sw-en-state"gpio1'normalZpmic@42qcom,pmr735aqcom,spmi-pmicn Ztemp-alarm@a002qcom,spmi-temp-alarmn   v thermal Zgpio@8800!2qcom,pmr735a-gpioqcom,spmi-gpion Zhastings-reg-en-state"gpio1'normalZpinctrl@f1000002qcom,sc8280xp-tlmmn0  > a( JS}Z>cci0-default-stateZcci0-i2c0-default-pins"gpio113gpio114'cci_i2c0 Zcci0-i2c1-default-pins"gpio115gpio116'cci_i2c0 Zcci0-sleep-stateZcci0-i2c0-sleep-pins"gpio113gpio114'cci_i2c0Zcci0-i2c1-sleep-pins"gpio115gpio116'cci_i2c0Zcci1-default-stateZcci1-i2c0-default-pins"gpio10gpio11'cci_i2c0 Zcci1-i2c1-default-pins"gpio123gpio124'cci_i2c0 Zcci1-sleep-stateZcci1-i2c0-sleep-pins"gpio10gpio11'cci_i2c0Zcci1-i2c1-sleep-pins"gpio123gpio124'cci_i2c0Zcci2-default-stateZcci2-i2c0-default-pins"gpio117gpio118'cci_i2c0 Zcci2-i2c1-default-pins"gpio12gpio13'cci_i2c0 Zcci2-sleep-stateZcci2-i2c0-sleep-pins"gpio117gpio118'cci_i2c0Zcci2-i2c1-sleep-pins"gpio12gpio13'cci_i2c0Zcci3-default-stateZcci3-i2c0-default-pins"gpio145gpio146'cci_i2c0 Zcci3-i2c1-default-pins"gpio164gpio165'cci_i2c0 Zcci3-sleep-stateZcci3-i2c0-sleep-pins"gpio145gpio146'cci_i2c0Zcci3-i2c1-sleep-pins"gpio164gpio165'cci_i2c0Zqup-uart18-default-stateZ<cts-pins"gpio66'qup180Irts-pins"gpio67'qup180Itx-pins"gpio68'qup180Irx-pins"gpio69'qup180Ibt-en-state"gpio133'gpio0IZedp-reg-en-state"gpio25'gpio0IZi2c4-default-state"gpio171gpio172'qup40IZKi2c21-default-state"gpio81gpio82'qup210IZ=kybd-default-stateZAdisable-pins"gpio102'gpio}int-n-pins"gpio104'gpioIreset-pins"gpio105'gpioInvme-reg-en-state"gpio135'gpio0IZpcie2a-default-stateZXclkreq-n-pins"gpio142'pcie2a_clkreq0 perst-n-pins"gpio143'gpio0Iwake-n-pins"gpio145'gpio0 pcie3a-default-stateZVclkreq-n-pins"gpio150'pcie3a_clkreq0 perst-n-pins"gpio151'gpio0Iwake-n-pins"gpio148'gpio0 pcie4-default-stateZPclkreq-n-pins"gpio140 'pcie4_clkreq0 perst-n-pins"gpio141'gpio0Iwake-n-pins"gpio139'gpio0 sdc2-default-stateZ{clk-pins "sdc2_clk0Icmd-pins "sdc2_cmd0 data-pins "sdc2_data0 card-detect-pins"gpio131'gpio0Isdc2-sleep-stateZ|clk-pins "sdc2_clk0Icmd-pins "sdc2_cmd0 data-pins "sdc2_data0 card-detect-pins"gpio131'gpio0Itpad-default-stateZ@int-n-pins"gpio182'gpioIts0-default-stateZLint-n-pins"gpio175'gpioIreset-n-pins"gpio99'gpioIuart2-default-stateZBcts-pins"gpio121'qup2Vrts-pins"gpio122'qup20Irx-pins"gpio124'qup2 tx-pins"gpio123'qup20Iusb0-sbu-stateZoe-n-pins"gpio101'gpioI0dsel-pins"gpio164'gpioI0mode-pins"gpio167'gpioI0dusb1-sbu-stateZoe-n-pins"gpio48'gpioI0dsel-pins"gpio47'gpioI0mode-pins"gpio50'gpioI0dwlan-en-state"gpio134'gpio0IZiommu@14f80000 2arm,smmu-v3n$9eventqgerrorcmdq-sync~okayvedZiommu@15000000#2qcom,sc8280xp-smmu-500arm,mmu-500n@Aghijklmnopqrstuv;<=>?@ABCDEFGHIJKLMNOPQRSTUVWXY~}|{zZ,interrupt-controller@17a00000 2arm,gic-v3 n     QZmsi-controller@17a400002arm,gic-v3-itsn  ZMwatchdog@17c10000%2qcom,apss-wdt-sc8280xpqcom,kpss-wdtnr. timer@17c200002arm,armv7-timer-memn Q frame@17c21000 !n frame@17c23000 !  n0 ~disabledframe@17c25000 !  nP ~disabledframe@17c27000 !  n` ~disabledframe@17c29000 !  n ~disabledframe@17c2b000 !  n° ~disabledframe@17c2d000 ! n ~disabledrsc@182000002qcom,rpmh-rsc0n !"#drv-0drv-1drv-2$ .  > J apps_rsc%Zbcm-voter2qcom,bcm-voterZ"clock-controller2qcom,sc8280xp-rpmh-clk=-xorZ-power-controller2qcom,sc8280xp-rpmhpd*Z6opp-table2operating-points-v2Zopp1Zopp20Zopp3@Z#opp4Z$opp5Zopp6ZNopp7@Zopp8PZopp9Zopp10Zregulators-02qcom,pm8350-rpmh-regulators Zb gsmps10 xvreg_s10b w@ w@   Zsmps11 xvreg_s11b h h Zsmps12 xvreg_s12b   Zldo3 xvreg_l3b O O  Z^ldo4 xvreg_l4b   Zldo6 xvreg_l6b m m  Z]regulators-12qcom,pm8350c-rpmh-regulators Zcsmps1 xvreg_s1c   Zldo1 xvreg_l1c w@ w@ Zldo6 xvreg_l6c w@ -* Z~ldo7 xvreg_l7c &5@ &5@   ZZldo9 xvreg_l9c -* -* Z}ldo13 xvreg_l13c . . Zregulators-22qcom,pm8350-rpmh-regulators Zd %ldo3 xvreg_l3d O O   Z[ldo4 xvreg_l4d O O ZTldo6 xvreg_l6d m m ZSldo7 xvreg_l7d . . Zldo9 xvreg_l9d   Zinterconnect@18590000#2qcom,sc8280xp-epss-l3qcom,epss-l3nYr-+ -xoalternateZcpufreq@18591000-2qcom,sc8280xp-cpufreq-epssqcom,cpufreq-epss nYY #freq-domain0freq-domain1 9dcvsh-irq-0dcvsh-irq-1r-+ -xoalternate 6=Zremoteproc@1b3000002qcom,sc8280xp-nsp0-pasn0@B#9wdogfatalreadyhandoverstop-ackr--xo6 nspTk|stop  ~okayqcom/sc8280xp/qccdsp8280.mbnZglink-edge* *nsp0fastrpc 2qcom,fastrpcfastrpcglink-apps-dspcdsp compute-cb@12qcom,fastrpc-compute-cbn I,1 compute-cb@22qcom,fastrpc-compute-cbn I,1 compute-cb@32qcom,fastrpc-compute-cbn I,1 compute-cb@42qcom,fastrpc-compute-cbn I,1 compute-cb@52qcom,fastrpc-compute-cbn I,1 compute-cb@62qcom,fastrpc-compute-cbn I,1 compute-cb@72qcom,fastrpc-compute-cbn I,1 compute-cb@82qcom,fastrpc-compute-cbn I,1 compute-cb@92qcom,fastrpc-compute-cbn  I,1 compute-cb@102qcom,fastrpc-compute-cbn  I,1 compute-cb@112qcom,fastrpc-compute-cbn  I,1 compute-cb@122qcom,fastrpc-compute-cbn  I,1 compute-cb@132qcom,fastrpc-compute-cbn  I,1 compute-cb@142qcom,fastrpc-compute-cbn I,1 remoteproc@213000002qcom,sc8280xp-nsp1-pasn!0@w#9wdogfatalreadyhandoverstop-ackr--xo6 nspTk|stop   ~disabledZglink-edge* *nsp1 display-subsystem@220000002qcom,sc8280xp-mdssn"#mdssr+-<-ifaceahbcore0   mdp0-memmdp1-mem a I, Q ~disabledZdisplay-controller@220010002qcom,sc8280xp-dpu n"" 0 #mdpvbif0r+.+/?<K!-busnrt_busifacelutcorevsync6K$Zports port@0nendpoint <Zport@4nendpoint <Zport@5nendpoint <Zport@6nendpoint <Zopp-table2operating-points-v2Zopp-200000000 #opp-300000000$opp-375000000Z opp-500000000eNopp-600000000#Fdisplayport-controller@220900002qcom,sc8280xp-dpPn" " " " " (r;-core_ifacecore_auxctrl_linkctrl_link_ifacestream_pixel  dp6  ~disabledZports port@0nendpoint <Zport@1nopp-table2operating-points-v2Zopp-160000000 h#opp-270000000߀$opp-540000000 /opp-8100000000GNdisplayport-controller@220980002qcom,sc8280xp-dpPn" " " " " (r ;-core_ifacecore_auxctrl_linkctrl_link_ifacestream_pixel  dp6!  ~disabledZports port@0nendpoint <Zport@1nopp-table2operating-points-v2Zopp-160000000 h#opp-270000000߀$opp-540000000 /opp-8100000000GNdisplayport-controller@2209a0002qcom,sc8280xp-dpPn" " " " " (r%'*+;-core_ifacecore_auxctrl_linkctrl_link_ifacestream_pixel dp6(,  ~disabledZports port@0nendpoint <Zport@1nopp-table2operating-points-v2Zopp-160000000 h#opp-270000000߀$opp-540000000 /opp-8100000000GNdisplayport-controller@220a00002qcom,sc8280xp-dpPn" " " " " (r/145;-core_ifacecore_auxctrl_linkctrl_link_ifacestream_pixel dp626  ~disabledZports port@0nendpoint <Zport@1nopp-table2operating-points-v2Zopp-160000000 h#opp-270000000߀$opp-540000000 /opp-8100000000GNphy@220c2a002qcom,sc8280xp-dp-phy@n" *" "" &" r% -auxcfg_ahb6 = ~disabledZphy@220c5a002qcom,sc8280xp-dp-phy@n" Z" R" V" Pr/ -auxcfg_ahb6 = ~disabledZclock-controller@221000002qcom,sc8280xp-dispcc1n"dr+--6=* ~disabledZethernet@230000002qcom,sc8280xp-ethqos n##`#stmmacethrgmii r+9+>+:+<-stmmacethpclkptp_refrgmii9macirqeth_lpi I,@+ PY bp ~disabledZsoundZthermal-zonescpu0-thermal I _tripscpu-crit o { icriticalcpu1-thermal I _tripscpu-crit o { icriticalcpu2-thermal I _tripscpu-crit o { icriticalcpu3-thermal I _tripscpu-crit o { icriticalcpu4-thermal I _tripscpu-crit o { icriticalcpu5-thermal I _tripscpu-crit o { icriticalcpu6-thermal I _tripscpu-crit o { icriticalcpu7-thermal I _tripscpu-crit o { icriticalcluster0-thermal I _ tripscpu-crit o { icriticalgpu-thermal I _cooling-mapsmap0  tripstrip-point0 oL {ipassiveZtrip-point1 o { icriticalmem-thermal I _tripstrip-point0 o_ {ihotpm8280-1-thermal Id _Ztripstrip0 os {ipassivetrip1 o8 { icriticalpmc8280c-thermal Id _Ztripstrip0 os {ipassivetrip1 o8 { icriticalpm8280-2-thermal Id _Ztripstrip0 os {ipassivetrip1 o8 { icriticalpmr735a-thermal Id _Ztripstrip0 os {ipassivetrip1 o8 { icriticaltimer2arm,armv8-timer0   aliases! /soc@0/geniqup@9c0000/i2c@990000! /soc@0/geniqup@8c0000/i2c@894000$ /soc@0/geniqup@8c0000/serial@884000$ /soc@0/geniqup@9c0000/serial@988000backlight2pwm-backlight B@  defaultZchosen serial0:115200n8gpio-keys 2gpio-keysdefaultkey-vol-up volume_up - spmic-glink)2qcom,sc8280xp-pmic-glinkqcom,pmic-glink connector@02usb-c-connectorn dual dualports port@0nendpoint <Zport@1nendpoint <Zport@2nendpoint <Zconnector@12usb-c-connectorn dual dualports port@0nendpoint <Zport@1nendpoint <Zport@2nendpoint <Zregulator-edp-3p32regulator-fixed xVREG_EDP_3P3 2Z 2Z > default Zregulator-edp-bl2regulator-fixed xVREG_EDP_BL 6 6  default Zregulator-nvme2regulator-fixed xVREG_NVME_3P3 2Z 2Z > defaultZWregulator-misc-3p32regulator-fixed xVREG_MISC_3P3 2Z 2Z  default  Z?regulator-wlan2regulator-fixed xVPH_PWR_WLAN ;` ;`  default ZOregulator-wwan2regulator-fixed xSDX_VPH_PWR 2Z 2Z  default ZUusb0-sbu-mux2pericom,pi3usb102gpio-sbu-mux >e >default  )portendpoint <Zusb1-sbu-mux2pericom,pi3usb102gpio-sbu-mux >0 >/default  )portendpoint <Zwcn6855-pmu2qcom,wcn6855-pmudefault > +> ;> H U c s     regulatorsldo0 xvreg_pmu_rfa_cmn_0p8ZCldo1 xvreg_pmu_aon_0p8ZDldo2 xvreg_pmu_wlcx_0p8ZEldo3 xvreg_pmu_wlmx_0p8ZFldo4 xvreg_pmu_btcmx_0p8ZGldo5 xvreg_pmu_pcie_1p8ZQldo6 xvreg_pmu_pcie_0p9ZRldo7 xvreg_pmu_rfa_0p8ZHldo8 xvreg_pmu_rfa_1p2ZIldo9 xvreg_pmu_rfa_1p7ZJ__symbols__ /clocks/xo-board-clk /clocks/sleep-clk /cpus/cpu@0 /cpus/cpu@0/l2-cache /cpus/cpu@0/l2-cache/l3-cache/cpus/cpu@100/cpus/cpu@100/l2-cache /cpus/cpu@200/cpus/cpu@200/l2-cache/cpus/cpu@300/cpus/cpu@300/l2-cache%/cpus/cpu@400*/cpus/cpu@400/l2-cache1/cpus/cpu@5006/cpus/cpu@500/l2-cache=/cpus/cpu@600B/cpus/cpu@600/l2-cacheI/cpus/cpu@700N/cpus/cpu@700/l2-cache U/cpus/idle-states/cpu-sleep-0-0 h/cpus/idle-states/cpu-sleep-1-0)x/cpus/domain-idle-states/cluster-sleep-0/firmware/scm/interconnect-aggre1-noc/interconnect-aggre2-noc/interconnect-clk-virt/interconnect-config-noc/interconnect-dc-noc/interconnect-gem-noc/interconnect-lpass-ag-noc/interconnect-mc-virt/interconnect-mmss-noc/interconnect-nspa-noc/interconnect-nspb-noc/interconnect-system-noc/opp-table-cpu0 /opp-table-cpu4/opp-table-qup100mhz0/psci/power-domain-cpu08/psci/power-domain-cpu1@/psci/power-domain-cpu2H/psci/power-domain-cpu3P/psci/power-domain-cpu4X/psci/power-domain-cpu5`/psci/power-domain-cpu6h/psci/power-domain-cpu7 p/psci/power-domain-cpu-cluster0({/reserved-memory/cmd-db-region@80860000&/reserved-memory/smem-region@80900000&/reserved-memory/adsp-region@86c00000&/reserved-memory/slpi-region@88c00000'/reserved-memory/cdsp0-region@8a100000'/reserved-memory/cdsp1-region@8c600000"/reserved-memory/gpu-mem@8bf00000/smp2p-adsp/master-kernel/smp2p-adsp/slave-kernel/smp2p-nsp0/master-kernel/smp2p-nsp0/slave-kernel/smp2p-nsp1/master-kernel/smp2p-nsp1/slave-kernel/smp2p-slpi/master-kernel-/smp2p-slpi/slave-kernel;/soc@0?/soc@0/ethernet@20000I/soc@0/clock-controller@100000M/soc@0/mailbox@408000R/soc@0/efuse@784000&Y/soc@0/efuse@784000/gpu-speed-bin@18bg/soc@0/geniqup@8c0000!l/soc@0/geniqup@8c0000/i2c@880000!r/soc@0/geniqup@8c0000/spi@880000!x/soc@0/geniqup@8c0000/i2c@884000!~/soc@0/geniqup@8c0000/spi@884000$/soc@0/geniqup@8c0000/serial@884000!/soc@0/geniqup@8c0000/i2c@888000!/soc@0/geniqup@8c0000/spi@888000$/soc@0/geniqup@8c0000/serial@888000!/soc@0/geniqup@8c0000/i2c@88c000!/soc@0/geniqup@8c0000/spi@88c000!/soc@0/geniqup@8c0000/i2c@890000!/soc@0/geniqup@8c0000/spi@890000! /soc@0/geniqup@8c0000/i2c@894000!/soc@0/geniqup@8c0000/spi@894000!/soc@0/geniqup@8c0000/i2c@898000!/soc@0/geniqup@8c0000/spi@898000!/soc@0/geniqup@8c0000/i2c@89c000!/soc@0/geniqup@8c0000/spi@89c000/soc@0/geniqup@9c0000!/soc@0/geniqup@9c0000/i2c@980000!/soc@0/geniqup@9c0000/spi@980000!/soc@0/geniqup@9c0000/i2c@984000!/soc@0/geniqup@9c0000/spi@984000!/soc@0/geniqup@9c0000/i2c@988000!/soc@0/geniqup@9c0000/spi@988000$/soc@0/geniqup@9c0000/serial@988000!/soc@0/geniqup@9c0000/i2c@98c000!/soc@0/geniqup@9c0000/spi@98c000! /soc@0/geniqup@9c0000/i2c@990000!/soc@0/geniqup@9c0000/spi@990000! /soc@0/geniqup@9c0000/i2c@994000!/soc@0/geniqup@9c0000/spi@994000!/soc@0/geniqup@9c0000/i2c@998000!/soc@0/geniqup@9c0000/spi@998000! /soc@0/geniqup@9c0000/i2c@99c000!%/soc@0/geniqup@9c0000/spi@99c000*/soc@0/geniqup@ac0000!//soc@0/geniqup@ac0000/i2c@a80000!4/soc@0/geniqup@ac0000/spi@a80000!9/soc@0/geniqup@ac0000/i2c@a84000!>/soc@0/geniqup@ac0000/spi@a84000!C/soc@0/geniqup@ac0000/i2c@a88000!I/soc@0/geniqup@ac0000/spi@a88000!O/soc@0/geniqup@ac0000/i2c@a8c000!U/soc@0/geniqup@ac0000/spi@a8c000![/soc@0/geniqup@ac0000/i2c@a90000!a/soc@0/geniqup@ac0000/spi@a90000!g/soc@0/geniqup@ac0000/i2c@a94000!m/soc@0/geniqup@ac0000/spi@a94000!s/soc@0/geniqup@ac0000/i2c@a98000!y/soc@0/geniqup@ac0000/spi@a98000!/soc@0/geniqup@ac0000/i2c@a9c000!/soc@0/geniqup@ac0000/spi@a9c000/soc@0/rng@10d3000/soc@0/pcie@1c00000/soc@0/pcie@1c00000/pcie@0/soc@0/phy@1c06000/soc@0/pcie@1c08000/soc@0/pcie@1c08000/pcie@0/soc@0/phy@1c0e000/soc@0/pcie@1c10000/soc@0/pcie@1c10000/pcie@0/soc@0/phy@1c14000/soc@0/pcie@1c18000/soc@0/pcie@1c18000/pcie@0/soc@0/phy@1c1e000/soc@0/pcie@1c20000/soc@0/pcie@1c20000/pcie@0/soc@0/phy@1c24000'/soc@0/ufshc@1d840002/soc@0/phy@1d87000>/soc@0/ufshc@1da4000J/soc@0/phy@1da7000W/soc@0/hwlock@1f40000b/soc@0/syscon@1fc0000g/soc@0/remoteproc@2400000w/soc@0/remoteproc@3000000%/soc@0/remoteproc@3000000/glink-edge3/soc@0/remoteproc@3000000/glink-edge/gpr/service@18/soc@0/remoteproc@3000000/glink-edge/gpr/service@1/dais:/soc@0/remoteproc@3000000/glink-edge/gpr/service@1/bedais3/soc@0/remoteproc@3000000/glink-edge/gpr/service@2D/soc@0/remoteproc@3000000/glink-edge/gpr/service@2/clock-controller/soc@0/rxmacro@3200000/soc@0/soundwire@3210000/soc@0/txmacro@3220000/soc@0/codec@3240000/soc@0/soundwire@3250000 /soc@0/clock-controller@32a9000/soc@0/soundwire@3330000/soc@0/codec@3370000/soc@0/pinctrl@33c0000,/soc@0/pinctrl@33c0000/tx-swr-default-state,/soc@0/pinctrl@33c0000/rx-swr-default-state,,/soc@0/pinctrl@33c0000/dmic01-default-state*;/soc@0/pinctrl@33c0000/dmic01-sleep-state,H/soc@0/pinctrl@33c0000/dmic23-default-state*W/soc@0/pinctrl@33c0000/dmic23-sleep-state-d/soc@0/pinctrl@33c0000/wsa-swr-default-state.t/soc@0/pinctrl@33c0000/wsa2-swr-default-state /soc@0/clock-controller@33e0000/soc@0/gpu@3d00000/soc@0/gpu@3d00000/opp-table/soc@0/gmu@3d6a000/soc@0/gmu@3d6a000/opp-table /soc@0/clock-controller@3d90000/soc@0/iommu@3da0000/soc@0/mmc@8804000/soc@0/mmc@8804000/opp-table/soc@0/phy@88e5000/soc@0/phy@88e7000/soc@0/phy@88e8000/soc@0/phy@88e9000/soc@0/phy@88ea000/soc@0/phy@88eb000)/soc@0/phy@88eb000/ports/port@0/endpoint)./soc@0/phy@88eb000/ports/port@1/endpoint)E/soc@0/phy@88eb000/ports/port@2/endpointX/soc@0/phy@88ef000f/soc@0/phy@88f1000t/soc@0/phy@8902000/soc@0/phy@8903000)/soc@0/phy@8903000/ports/port@0/endpoint)/soc@0/phy@8903000/ports/port@1/endpoint)/soc@0/phy@8903000/ports/port@2/endpoint/soc@0/phy@8909a00/soc@0/phy@890ca00/soc@0/pmu@9091000/opp-table/soc@0/pmu@90b6400/opp-table /soc@0/usb@a4f8800/soc@0/usb@a4f8800/usb@a400000/soc@0/usb@a6f8800$/soc@0/usb@a6f8800/usb@a6000005//soc@0/usb@a6f8800/usb@a600000/ports/port@0/endpoint5=/soc@0/usb@a6f8800/usb@a600000/ports/port@1/endpointK/soc@0/usb@a8f8800Q/soc@0/usb@a8f8800/usb@a8000005\/soc@0/usb@a8f8800/usb@a800000/ports/port@0/endpoint5j/soc@0/usb@a8f8800/usb@a800000/ports/port@1/endpointx/soc@0/cci@ac4a000}/soc@0/cci@ac4a000/i2c-bus@0/soc@0/cci@ac4a000/i2c-bus@1/soc@0/cci@ac4b000/soc@0/cci@ac4b000/i2c-bus@0/soc@0/cci@ac4b000/i2c-bus@1/soc@0/cci@ac4c000/soc@0/cci@ac4c000/i2c-bus@0/soc@0/cci@ac4c000/i2c-bus@1/soc@0/cci@ac4d000/soc@0/cci@ac4d000/i2c-bus@0/soc@0/cci@ac4d000/i2c-bus@1/soc@0/camss@ac5a000 /soc@0/clock-controller@ad00000!/soc@0/display-subsystem@ae00000</soc@0/display-subsystem@ae00000/display-controller@ae01000R/soc@0/display-subsystem@ae00000/display-controller@ae01000/ports/port@0/endpointR/soc@0/display-subsystem@ae00000/display-controller@ae01000/ports/port@4/endpointR/soc@0/display-subsystem@ae00000/display-controller@ae01000/ports/port@5/endpointR(/soc@0/display-subsystem@ae00000/display-controller@ae01000/ports/port@6/endpointF8/soc@0/display-subsystem@ae00000/display-controller@ae01000/opp-table@L/soc@0/display-subsystem@ae00000/displayport-controller@ae90000VV/soc@0/display-subsystem@ae00000/displayport-controller@ae90000/ports/port@0/endpointVc/soc@0/display-subsystem@ae00000/displayport-controller@ae90000/ports/port@1/endpointJq/soc@0/display-subsystem@ae00000/displayport-controller@ae90000/opp-table@/soc@0/display-subsystem@ae00000/displayport-controller@ae98000V/soc@0/display-subsystem@ae00000/displayport-controller@ae98000/ports/port@0/endpointV/soc@0/display-subsystem@ae00000/displayport-controller@ae98000/ports/port@1/endpointJ/soc@0/display-subsystem@ae00000/displayport-controller@ae98000/opp-table@/soc@0/display-subsystem@ae00000/displayport-controller@ae9a000V/soc@0/display-subsystem@ae00000/displayport-controller@ae9a000/ports/port@0/endpointJ/soc@0/display-subsystem@ae00000/displayport-controller@ae9a000/opp-table@/soc@0/display-subsystem@ae00000/displayport-controller@aea0000V/soc@0/display-subsystem@ae00000/displayport-controller@aea0000/ports/port@0/endpointV/soc@0/display-subsystem@ae00000/displayport-controller@aea0000/ports/port@1/endpointJ/soc@0/display-subsystem@ae00000/displayport-controller@aea0000/opp-table\"/soc@0/display-subsystem@ae00000/displayport-controller@aea0000/aux-bus/panel/port/endpoint//soc@0/phy@aec2a00=/soc@0/phy@aec5a00 K/soc@0/clock-controller@af00000$S/soc@0/interrupt-controller@b220000W/soc@0/thermal-sensor@c251000^/soc@0/thermal-sensor@c252000e/soc@0/thermal-sensor@c263000l/soc@0/thermal-sensor@c265000 s/soc@0/power-management@c300000|/soc@0/spmi@c440000/soc@0/spmi@c440000/pmic@0$/soc@0/spmi@c440000/pmic@0/pon@1300+/soc@0/spmi@c440000/pmic@0/pon@1300/pwrkey*/soc@0/spmi@c440000/pmic@0/pon@1300/resin$/soc@0/spmi@c440000/pmic@0/adc@3100'/soc@0/spmi@c440000/pmic@0/adc-tm@3400$/soc@0/spmi@c440000/pmic@0/rtc@6100&/soc@0/spmi@c440000/pmic@0/nvram@85004/soc@0/spmi@c440000/pmic@0/nvram@8500/rtc-offset@bc/soc@0/spmi@c440000/pmic@1* /soc@0/spmi@c440000/pmic@1/temp-alarm@a00%/soc@0/spmi@c440000/pmic@1/gpio@88005./soc@0/spmi@c440000/pmic@1/gpio@8800/edp-bl-en-state98/soc@0/spmi@c440000/pmic@1/gpio@8800/edp-bl-reg-en-state9F/soc@0/spmi@c440000/pmic@1/gpio@8800/kypd-vol-up-n-state;T/soc@0/spmi@c440000/pmic@1/gpio@8800/misc-3p3-reg-en-stated/soc@0/spmi@c440000/pmic@2*m/soc@0/spmi@c440000/pmic@2/temp-alarm@a00%/soc@0/spmi@c440000/pmic@2/gpio@88006/soc@0/spmi@c440000/pmic@2/gpio@8800/edp-bl-pwm-state/soc@0/spmi@c440000/pmic@2/pwm/soc@0/spmi@c440000/pmic@3*/soc@0/spmi@c440000/pmic@3/temp-alarm@a00%/soc@0/spmi@c440000/pmic@3/gpio@88006/soc@0/spmi@c440000/pmic@3/gpio@8800/wwan-sw-en-state/soc@0/spmi@c440000/pmic@4*/soc@0/spmi@c440000/pmic@4/temp-alarm@a00%/soc@0/spmi@c440000/pmic@4/gpio@8800; /soc@0/spmi@c440000/pmic@4/gpio@8800/hastings-reg-en-state /soc@0/pinctrl@f100000*/soc@0/pinctrl@f100000/cci0-default-stateA'/soc@0/pinctrl@f100000/cci0-default-state/cci0-i2c0-default-pinsA9/soc@0/pinctrl@f100000/cci0-default-state/cci0-i2c1-default-pins(K/soc@0/pinctrl@f100000/cci0-sleep-state=V/soc@0/pinctrl@f100000/cci0-sleep-state/cci0-i2c0-sleep-pins=f/soc@0/pinctrl@f100000/cci0-sleep-state/cci0-i2c1-sleep-pins*v/soc@0/pinctrl@f100000/cci1-default-stateA/soc@0/pinctrl@f100000/cci1-default-state/cci1-i2c0-default-pinsA/soc@0/pinctrl@f100000/cci1-default-state/cci1-i2c1-default-pins(/soc@0/pinctrl@f100000/cci1-sleep-state=/soc@0/pinctrl@f100000/cci1-sleep-state/cci1-i2c0-sleep-pins=/soc@0/pinctrl@f100000/cci1-sleep-state/cci1-i2c1-sleep-pins*/soc@0/pinctrl@f100000/cci2-default-stateA/soc@0/pinctrl@f100000/cci2-default-state/cci2-i2c0-default-pinsA/soc@0/pinctrl@f100000/cci2-default-state/cci2-i2c1-default-pins(/soc@0/pinctrl@f100000/cci2-sleep-state=/soc@0/pinctrl@f100000/cci2-sleep-state/cci2-i2c0-sleep-pins=/soc@0/pinctrl@f100000/cci2-sleep-state/cci2-i2c1-sleep-pins*./soc@0/pinctrl@f100000/cci3-default-stateA;/soc@0/pinctrl@f100000/cci3-default-state/cci3-i2c0-default-pinsAM/soc@0/pinctrl@f100000/cci3-default-state/cci3-i2c1-default-pins(_/soc@0/pinctrl@f100000/cci3-sleep-state=j/soc@0/pinctrl@f100000/cci3-sleep-state/cci3-i2c0-sleep-pins=z/soc@0/pinctrl@f100000/cci3-sleep-state/cci3-i2c1-sleep-pins0/soc@0/pinctrl@f100000/qup-uart18-default-state#/soc@0/pinctrl@f100000/bt-en-state(/soc@0/pinctrl@f100000/edp-reg-en-state*/soc@0/pinctrl@f100000/i2c4-default-state+/soc@0/pinctrl@f100000/i2c21-default-state*/soc@0/pinctrl@f100000/kybd-default-state)/soc@0/pinctrl@f100000/nvme-reg-en-state,/soc@0/pinctrl@f100000/pcie2a-default-state,/soc@0/pinctrl@f100000/pcie3a-default-state+/soc@0/pinctrl@f100000/pcie4-default-state*/soc@0/pinctrl@f100000/sdc2-default-state(!/soc@0/pinctrl@f100000/sdc2-sleep-state*2/soc@0/pinctrl@f100000/tpad-default-state)?/soc@0/pinctrl@f100000/ts0-default-state+K/soc@0/pinctrl@f100000/uart2-default-state&Y/soc@0/pinctrl@f100000/usb0-sbu-state&j/soc@0/pinctrl@f100000/usb1-sbu-state%{/soc@0/pinctrl@f100000/wlan-en-state/soc@0/iommu@14f80000/soc@0/iommu@15000000%/soc@0/interrupt-controller@17a00000=/soc@0/interrupt-controller@17a00000/msi-controller@17a40000/soc@0/rsc@18200000/soc@0/rsc@18200000/bcm-voter%/soc@0/rsc@18200000/clock-controller%/soc@0/rsc@18200000/power-controller//soc@0/rsc@18200000/power-controller/opp-table4/soc@0/rsc@18200000/power-controller/opp-table/opp14/soc@0/rsc@18200000/power-controller/opp-table/opp24/soc@0/rsc@18200000/power-controller/opp-table/opp34/soc@0/rsc@18200000/power-controller/opp-table/opp44/soc@0/rsc@18200000/power-controller/opp-table/opp54)/soc@0/rsc@18200000/power-controller/opp-table/opp648/soc@0/rsc@18200000/power-controller/opp-table/opp74J/soc@0/rsc@18200000/power-controller/opp-table/opp84\/soc@0/rsc@18200000/power-controller/opp-table/opp95m/soc@0/rsc@18200000/power-controller/opp-table/opp10(/soc@0/rsc@18200000/regulators-0/smps10(/soc@0/rsc@18200000/regulators-0/smps11(/soc@0/rsc@18200000/regulators-0/smps12&/soc@0/rsc@18200000/regulators-0/ldo3&/soc@0/rsc@18200000/regulators-0/ldo4&/soc@0/rsc@18200000/regulators-0/ldo6'/soc@0/rsc@18200000/regulators-1/smps1&/soc@0/rsc@18200000/regulators-1/ldo1&/soc@0/rsc@18200000/regulators-1/ldo6&/soc@0/rsc@18200000/regulators-1/ldo7&/soc@0/rsc@18200000/regulators-1/ldo9'/soc@0/rsc@18200000/regulators-1/ldo13&/soc@0/rsc@18200000/regulators-2/ldo3&/soc@0/rsc@18200000/regulators-2/ldo4&/soc@0/rsc@18200000/regulators-2/ldo6& /soc@0/rsc@18200000/regulators-2/ldo7&/soc@0/rsc@18200000/regulators-2/ldo9/soc@0/interconnect@18590000&/soc@0/cpufreq@185910001/soc@0/remoteproc@1b300000A/soc@0/remoteproc@21300000"Q/soc@0/display-subsystem@22000000>W/soc@0/display-subsystem@22000000/display-controller@22001000Ta/soc@0/display-subsystem@22000000/display-controller@22001000/ports/port@0/endpointTq/soc@0/display-subsystem@22000000/display-controller@22001000/ports/port@4/endpointT/soc@0/display-subsystem@22000000/display-controller@22001000/ports/port@5/endpointT/soc@0/display-subsystem@22000000/display-controller@22001000/ports/port@6/endpointH/soc@0/display-subsystem@22000000/display-controller@22001000/opp-tableB/soc@0/display-subsystem@22000000/displayport-controller@22090000X/soc@0/display-subsystem@22000000/displayport-controller@22090000/ports/port@0/endpointL/soc@0/display-subsystem@22000000/displayport-controller@22090000/opp-tableB/soc@0/display-subsystem@22000000/displayport-controller@22098000X/soc@0/display-subsystem@22000000/displayport-controller@22098000/ports/port@0/endpointL/soc@0/display-subsystem@22000000/displayport-controller@22098000/opp-tableB /soc@0/display-subsystem@22000000/displayport-controller@2209a000X/soc@0/display-subsystem@22000000/displayport-controller@2209a000/ports/port@0/endpointL"/soc@0/display-subsystem@22000000/displayport-controller@2209a000/opp-tableB6/soc@0/display-subsystem@22000000/displayport-controller@220a0000X@/soc@0/display-subsystem@22000000/displayport-controller@220a0000/ports/port@0/endpointLM/soc@0/display-subsystem@22000000/displayport-controller@220a0000/opp-tablea/soc@0/phy@220c2a00o/soc@0/phy@220c5a00!}/soc@0/clock-controller@22100000/soc@0/ethernet@23000000/sound-/thermal-zones/gpu-thermal/trips/trip-point0 /thermal-zones/pm8280-1-thermal /thermal-zones/pmc8280c-thermal /thermal-zones/pm8280-2-thermal/thermal-zones/pmr735a-thermal /backlight./pmic-glink/connector@0/ports/port@0/endpoint./pmic-glink/connector@0/ports/port@1/endpoint. /pmic-glink/connector@0/ports/port@2/endpoint./pmic-glink/connector@1/ports/port@0/endpoint.0/pmic-glink/connector@1/ports/port@1/endpoint.C/pmic-glink/connector@1/ports/port@2/endpointW/regulator-edp-3p3d/regulator-edp-blp/regulator-nvmez/regulator-misc-3p3/regulator-wlan/regulator-wwan/usb0-sbu-mux/port/endpoint/usb1-sbu-mux/port/endpoint/wcn6855-pmu/regulators/ldo0/wcn6855-pmu/regulators/ldo1/wcn6855-pmu/regulators/ldo2/wcn6855-pmu/regulators/ldo3 /wcn6855-pmu/regulators/ldo4 /wcn6855-pmu/regulators/ldo5 %/wcn6855-pmu/regulators/ldo6 7/wcn6855-pmu/regulators/ldo7 H/wcn6855-pmu/regulators/ldo8 Y/wcn6855-pmu/regulators/ldo9 interrupt-parent#address-cells#size-cellsmodelcompatible#clock-cellsclock-frequencyphandledevice_typeregclocksenable-methodcapacity-dmips-mhzdynamic-power-coefficientnext-level-cachepower-domainspower-domain-namesqcom,freq-domainoperating-points-v2interconnects#cooling-cellscache-levelcache-unifiedcpuentry-methodidle-state-namearm,psci-suspend-paramentry-latency-usexit-latency-usmin-residency-uslocal-timer-stopqcom,dload-mode#interconnect-cellsqcom,bcm-votersopp-sharedopp-hzopp-peak-kBpsrequired-oppsinterrupts#power-domain-cellsdomain-idle-statesrangesno-maphwlockssizereusablelinux,cma-defaultqcom,smeminterrupts-extendedmboxesqcom,local-pidqcom,remote-pidqcom,entry-name#qcom,smem-state-cellsinterrupt-controller#interrupt-cellsdma-rangesreg-namesclock-namesinterrupt-namesiommussnps,tsosnps,pblrx-fifo-depthtx-fifo-depthstatus#reset-cells#mbox-cellsbitsinterconnect-namespinctrl-0pinctrl-nameshid-descr-addrvdd-supplywakeup-sourcevddrfacmn-supplyvddaon-supplyvddwlcx-supplyvddwlmx-supplyvddbtcmx-supplyvddrfa0p8-supplyvddrfa1p2-supplyvddrfa1p8-supplybus-rangedma-coherentlinux,pci-domainnum-lanesmsi-mapinterrupt-map-maskinterrupt-mapassigned-clocksassigned-clock-ratesresetsreset-namesphysphy-namesmax-link-speedperst-gpioswake-gpiosvddpe-3v3-supplyvddpcie1p8-supplyvddpcie0p9-supplyqcom,calibration-variantclock-output-names#phy-cellsvdda-phy-supplyvdda-pll-supplyqcom,4ln-config-sellanes-per-directionfreq-table-hzreset-gpiosvcc-supplyvcc-max-microampvccq-supplyvccq-max-microamp#hwlock-cellsmemory-regionqcom,qmpqcom,smem-statesqcom,smem-state-namesfirmware-namelabelqcom,glink-channelsqcom,non-secure-domainqcom,domainqcom,intents#sound-dai-cellsqcom,protection-domainqcom,din-portsqcom,dout-portsqcom,ports-sinterval-lowqcom,ports-offset1qcom,ports-offset2qcom,ports-hstartqcom,ports-hstopqcom,ports-word-lengthqcom,ports-block-pack-modeqcom,ports-lane-controlqcom,ports-block-group-countgpio-controller#gpio-cellsgpio-rangespinsfunctiondrive-strengthslew-ratebias-disablebias-bus-holdoutput-highinput-enableoutput-lowbias-pull-downqcom,gmuopp-level#iommu-cells#global-interruptsbus-widthpinctrl-1vmmc-supplyvqmmc-supplycd-gpiosopp-avg-kBpsvdda18-supplyvdda33-supplyorientation-switchremote-endpointdr_modesnps,dis-u1-entry-quirksnps,dis-u2-entry-quirkassigned-clock-parentsdata-lanespower-supplybacklightqcom,pdc-ranges#qcom,sensors#thermal-sensor-cellsqcom,eeqcom,channellinux,code#io-channel-cellsqcom,pre-scalingqcom,hw-settle-timeqcom,ratiometricnvmem-cellsnvmem-cell-namesio-channelsio-channel-namespower-sourcebias-pull-up#pwm-cellswakeup-parentgpio-reserved-ranges#redistributor-regionsredistributor-stridemsi-controller#msi-cellsframe-numberqcom,tcs-offsetqcom,drv-idqcom,tcs-configqcom,pmic-idvdd-l3-l5-supplyregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-initial-moderegulator-always-onregulator-boot-onregulator-allow-set-loadregulator-allowed-modesvdd-l1-l4-supply#freq-domain-cellspolling-delay-passivethermal-sensorstemperaturehysteresistripcooling-devicei2c4i2c21serial0serial1pwmsenable-gpiosstdout-pathpower-roledata-rolegpioenable-active-highselect-gpiosmode-switchwlan-enable-gpiosbt-enable-gpiosswctrl-gpiosvddio-supplyvddpmu-supplyvddpmumx-supplyvddpmucx-supplyvddrfa0p95-supplyvddrfa1p3-supplyvddrfa1p9-supplyvddpcie1p3-supplyvddpcie1p9-supplyxo_board_clksleep_clkcpu0l2_0l3_0cpu1l2_100cpu2l2_200cpu3l2_300cpu4l2_400cpu5l2_500cpu6l2_600cpu7l2_700little_cpu_sleep_0big_cpu_sleep_0cluster_sleep_0scmaggre1_nocaggre2_nocclk_virtconfig_nocdc_nocgem_noclpass_nocmc_virtmmss_nocnspa_nocnspb_nocsystem_noccpu0_opp_tablecpu4_opp_tablequp_opp_table_100mhzcpu_pd0cpu_pd1cpu_pd2cpu_pd3cpu_pd4cpu_pd5cpu_pd6cpu_pd7cluster_pdcmd_dbsmem_mempil_adsp_mempil_slpi_mempil_nsp0_mempil_nsp1_memgpu_memsmp2p_adsp_outsmp2p_adsp_insmp2p_nsp0_outsmp2p_nsp0_insmp2p_nsp1_outsmp2p_nsp1_insmp2p_slpi_outsmp2p_slpi_insocethernet0gccipccqfpromgpu_speed_binqup2i2c16spi16i2c17spi17uart17i2c18spi18uart18i2c19spi19i2c20spi20spi21i2c22spi22i2c23spi23qup0i2c0spi0i2c1spi1i2c2spi2uart2i2c3spi3spi4i2c5spi5i2c6spi6i2c7spi7qup1i2c8spi8i2c9spi9i2c10spi10i2c11spi11i2c12spi12i2c13spi13i2c14spi14i2c15spi15rngpcie4pcie4_port0pcie4_phypcie3bpcie3b_port0pcie3b_phypcie3apcie3a_port0pcie3a_phypcie2bpcie2b_port0pcie2b_phypcie2apcie2a_port0pcie2a_phyufs_mem_hcufs_mem_phyufs_card_hcufs_card_phytcsr_mutextcsrremoteproc_slpiremoteproc_adspremoteproc_adsp_glinkq6apmq6apmdaiq6apmbedaiq6prmq6prmccrxmacroswr1txmacrowsamacroswr0lpass_audioccswr2vamacrolpass_tlmmtx_swr_defaultrx_swr_defaultdmic01_defaultdmic01_sleepdmic23_defaultdmic23_sleepwsa_swr_defaultwsa2_swr_defaultlpassccgpugpu_opp_tablegmu_opp_tablegpuccgpu_smmusdc2sdc2_opp_tableusb_0_hsphyusb_2_hsphy0usb_2_hsphy1usb_2_hsphy2usb_2_hsphy3usb_0_qmpphyusb_0_qmpphy_outusb_0_qmpphy_usb_ss_inusb_0_qmpphy_dp_inusb_2_qmpphy0usb_2_qmpphy1usb_1_hsphyusb_1_qmpphyusb_1_qmpphy_outusb_1_qmpphy_usb_ss_inusb_1_qmpphy_dp_inmdss1_dp0_phymdss1_dp1_phyllcc_bwmon_opp_tablecpu_bwmon_opp_tableusb_2usb_2_dwc3usb_0usb_0_dwc3usb_0_dwc3_hsusb_0_dwc3_ssusb_1usb_1_dwc3usb_1_dwc3_hsusb_1_dwc3_sscci0cci0_i2c0cci0_i2c1cci1cci1_i2c0cci1_i2c1cci2cci2_i2c0cci2_i2c1cci3cci3_i2c0cci3_i2c1camsscamccmdss0mdss0_mdpmdss0_intf0_outmdss0_intf4_outmdss0_intf5_outmdss0_intf6_outmdss0_mdp_opp_tablemdss0_dp0mdss0_dp0_inmdss0_dp0_outmdss0_dp0_opp_tablemdss0_dp1mdss0_dp1_inmdss0_dp1_outmdss0_dp1_opp_tablemdss0_dp2mdss0_dp2_inmdss0_dp2_opp_tablemdss0_dp3mdss0_dp3_inmdss0_dp3_outmdss0_dp3_opp_tableedp_panel_inmdss0_dp2_phymdss0_dp3_phydispcc0pdctsens2tsens3tsens0tsens1aoss_qmpspmi_buspmk8280pmk8280_ponpmk8280_pon_pwrkeypmk8280_pon_resinpmk8280_vadcpmk8280_adc_tmpmk8280_rtcpmk8280_sdam_6rtc_offsetpmc8280_1pm8280_1_temp_alarmpmc8280_1_gpiosedp_bl_enedp_bl_reg_enkypd_vol_up_nmisc_3p3_reg_enpmc8280cpmc8280c_temp_alarmpmc8280c_gpiosedp_bl_pwmpmc8280c_lpgpmc8280_2pm8280_2_temp_alarmpmc8280_2_gpioswwan_sw_enpmr735apmr735a_temp_alarmpmr735a_gpioshastings_reg_encci0_defaultcci0_i2c0_defaultcci0_i2c1_defaultcci0_sleepcci0_i2c0_sleepcci0_i2c1_sleepcci1_defaultcci1_i2c0_defaultcci1_i2c1_defaultcci1_sleepcci1_i2c0_sleepcci1_i2c1_sleepcci2_defaultcci2_i2c0_defaultcci2_i2c1_defaultcci2_sleepcci2_i2c0_sleepcci2_i2c1_sleepcci3_defaultcci3_i2c0_defaultcci3_i2c1_defaultcci3_sleepcci3_i2c0_sleepcci3_i2c1_sleepqup_uart18_defaultbt_enedp_reg_eni2c4_defaulti2c21_defaultkybd_defaultnvme_reg_enpcie2a_defaultpcie3a_defaultpcie4_defaultsdc2_default_statesdc2_sleep_statetpad_defaultts0_defaultuart2_defaultusb0_sbu_defaultusb1_sbu_defaultwlan_enpcie_smmuapps_smmuintcapps_rscapps_bcm_voterrpmhccrpmhpdrpmhpd_opp_tablerpmhpd_opp_retrpmhpd_opp_min_svsrpmhpd_opp_low_svsrpmhpd_opp_svsrpmhpd_opp_svs_l1rpmhpd_opp_nomrpmhpd_opp_nom_l1rpmhpd_opp_nom_l2rpmhpd_opp_turborpmhpd_opp_turbo_l1vreg_s10bvreg_s11bvreg_s12bvreg_l3bvreg_l4bvreg_l6bvreg_s1cvreg_l1cvreg_l6cvreg_l7cvreg_l9cvreg_l13cvreg_l3dvreg_l4dvreg_l6dvreg_l7dvreg_l9depss_l3cpufreq_hwremoteproc_nsp0remoteproc_nsp1mdss1mdss1_mdpmdss1_intf0_outmdss1_intf4_outmdss1_intf5_outmdss1_intf6_outmdss1_mdp_opp_tablemdss1_dp0mdss1_dp0_inmdss1_dp0_opp_tablemdss1_dp1mdss1_dp1_inmdss1_dp1_opp_tablemdss1_dp2mdss1_dp2_inmdss1_dp2_opp_tablemdss1_dp3mdss1_dp3_inmdss1_dp3_opp_tablemdss1_dp2_phymdss1_dp3_phydispcc1ethernet1soundgpu_alert0pm8280_1_thermalpmc8280c_thermalpm8280_2_thermalpmr735a_thermalpmic_glink_con0_hspmic_glink_con0_sspmic_glink_con0_sbupmic_glink_con1_hspmic_glink_con1_sspmic_glink_con1_sbuvreg_edp_3p3vreg_edp_blvreg_nvmevreg_misc_3p3vreg_wlanvreg_wwanusb0_sbu_muxusb1_sbu_muxvreg_pmu_rfa_cmn_0p8vreg_pmu_aon_0p8vreg_pmu_wlcx_0p8vreg_pmu_wlmx_0p8vreg_pmu_btcmx_0p8vreg_pmu_pcie_1p8vreg_pmu_pcie_0p9vreg_pmu_rfa_0p8vreg_pmu_rfa_1p2vreg_pmu_rfa_1p7iommu-map