Ð þí@š8<ì(®<´.STMicroelectronics STM32H747i-Discovery board!!st,stm32h747i-discost,stm32h747interrupt-controller@e000e100!arm,armv7m-nvic,ARàáVtimer@e000e010!arm,armv7m-systickRàà^okayeæ²€soc!simple-busu†timer@40000c00!st,stm32-timerR@2˜_timer@40002400!st,stm32-lptimerR@$˜Ÿmux ^disabledpwm!st,stm32-pwm-lp« ^disabledtrigger@0!st,stm32-lptimer-triggerR ^disabledcounter!st,stm32-lptimer-counter ^disabledspi@40003800!st,stm32h7-spiR@8$¶Ž˜ ^disabledspi@40003c00!st,stm32h7-spiR@<3¶˜Ž ^disabledserial@40004400!st,stm32h7-uartR@D& ^disabled˜Œserial@40004800!st,stm32h7-uartR@H' ^disabled˜‹serial@40004c00!st,stm32h7-uartR@L4 ^disabled˜Ši2c@40005400!st,stm32f7-i2cR@T ¶•˜ˆ ^disabledi2c@40005800!st,stm32f7-i2cR@X!"¶–˜‡ ^disabledi2c@40005c00!st,stm32f7-i2cR@\HI¶—˜† ^disableddac@40007400!st,stm32h7-dac-coreR@t˜XŸpclk ^disableddac@1 !st,stm32-dac½R ^disableddac@2 !st,stm32-dac½R ^disabledserial@40007c00!st,stm32h7-uartR@|S^okay˜ƒÏÙdefaultserial@40011000!st,stm32h7-uartR@%^okay˜œÏÙdefaultspi@40013000!st,stm32h7-spiR@0#¶Ì˜š ^disabledspi@40013400!st,stm32h7-spiR@4T¶Í˜™ ^disabledspi@40015000!st,stm32h7-spiR@PU¶Ô˜˜ ^disableddma-controller@40020000 !st,stm32-dmaR@ /˜Açòý ^disabledVdma-controller@40020400 !st,stm32-dmaR@ 89:;<DEF˜@çòý ^disabledVdma-router@40020800!st,stm32h7-dmamuxR@@ç ý€˜Aadc@40022000!st,stm32h7-adc-coreR@ ˜}Ÿbus,A ^disabledVadc@0!st,stm32h7-adc½Ru ^disabledadc@100!st,stm32h7-adc½Ru ^disabledusb@40040000!st,stm32f7-hsotgR@M˜|Ÿotg#2 D€€@@@@ ^disabledusb@40080000!st,stm32f4x9-fsotgR@e˜{Ÿotg ^disableddisplay-controller@50001000!st,stm32-ltdcRPXY¶c˜‚Ÿlcd ^disableddma-controller@52000000!st,stm32h7-mdmaRRz˜9ç ý mmc@52007000!arm,pl18xarm,primecellS1€RRp1˜x Ÿapb_pclk¶ðj{'ÙdefaultopendrainsleepÏ› ¥ ¯¸ÂÎØ^okaymmc@48022400!arm,pl18xarm,primecellS1€RH$|˜~ Ÿapb_pclk¶)j{' ^disabledinterrupt-controller@58000000!st,stm32h7-exti,ARX4 ()>LV syscon@58000400!st,stm32-syscfgsysconRXVspi@58001400!st,stm32h7-spiRXV¶å˜¤ ^disabledi2c@58001c00!st,stm32f7-i2cRX_`¶ç˜£ ^disabledtimer@58002400!st,stm32-lptimerRX$˜¢Ÿmux ^disabledpwm!st,stm32-pwm-lp« ^disabledtrigger@1!st,stm32-lptimer-triggerR ^disabledcounter!st,stm32-lptimer-counter ^disabledtimer@58002800!st,stm32-lptimerRX(˜¡Ÿmux ^disabledpwm!st,stm32-pwm-lp« ^disabledtrigger@2!st,stm32-lptimer-triggerR ^disabledtimer@58002c00!st,stm32-lptimerRX,˜ Ÿmux ^disabledpwm!st,stm32-pwm-lp« ^disabledtimer@58003000!st,stm32-lptimerRX0˜ŸŸmux ^disabledpwm!st,stm32-pwm-lp« ^disabledregulator@58003c00!st,stm32-vrefbufRX<˜mäã`ü&% ^disabledrtc@58004000!st,stm32h7-rtcRX@˜l Ÿpclkrtc_ck $u ; ^disabledreset-clock-controller@58024400!st,stm32h743-rccst,stm32-rccRXDER˜;Vpower-config@58024800!st,stm32-power-configsysconRXHVadc@58026000!st,stm32h7-adc-coreRX`˜€Ÿbus,A ^disabledVadc@0!st,stm32h7-adc½Ru ^disabledethernet@40028000 !st,stm32-dwmacsnps,dwmac-4.10aR@€€ _stmmaceth=imacirq Ÿstmmacethmac-clk-txmac-clk-rx˜>=<yƒ ^disabledÏÙdefaultŒrmii•mdio0!snps,dwmac-mdioethernet-phy@0RVpinctrl@58020000!st,stm32h743-pinctrl†X0u ;Vgpio@58020000 °R˜V¼GPIOA,AÉÐgpio@58020400 °R˜U¼GPIOB,AÉÐgpio@58020800 °R˜T¼GPIOC,AÉÐ Vgpio@58020c00 °R˜S¼GPIOD,AÉÐ0gpio@58021000 °R˜R¼GPIOE,AÉÐ@gpio@58021400 °R˜Q¼GPIOF,AÉÐPgpio@58021800 °R˜P¼GPIOG,AÉÐ`gpio@58021c00 °R˜O¼GPIOH,AÉÐpgpio@58022000 °R ˜N¼GPIOI,AÉÐ€Vgpio@58022400 °R$˜M¼GPIOJ,AÉÐgpio@58022800 °R(˜L¼GPIOK,AÉÐ Vi2c1-0pinsÜãðrmii-0Vpins$Ükml$%!sdmmc1-b4-0VpinsÜ( ) * + , 2 ãsdmmc1-b4-od-0V pins1Ü( ) * + , ãpins2Ü2 ðãsdmmc1-b4-sleep-0V pinsÜ()*+,2sdmmc1-dir-0pins1Ü& ' pins2Üsdmmc1-dir-sleep-0pinsÜ&'sdmmc2-b4-0pinsÜ 67ãsdmmc2-b4-od-0pins1Ü 6ãpins2Ü7ðãsdmmc2-b4-sleep-0pinsÜ67spi1-0pins1Üãpins2Üiãuart4-0pins1Ü ãpins2Ü‰ ãuart8-0Vpins1Ü˜ ãpins2Ü™ ãusart1-0pins1Üãpins2Üãusart1-1Vpins1Ü ãpins2Ü ãusart2-0pins1Ü5ãpins2Ü6ãusart3-0pins1Ü<ãpins2Ü;ãusbotg-hs-0pins0Üt‹ ãclocksclk-hseE!fixed-clocke}x@Vclk-lseE!fixed-clocke€Vi2s_ckinE!fixed-clockeVchosen(root=/dev/ram1serial0:115200n8memory@d0000000=memoryRÐaliasesI/soc/serial@40011000Q/soc/serial@40007c00regulator-v3v3!regulator-fixedYv3v3ä2Z ü2Z hVleds !gpio-ledsled-green² |heartbeatled-orange² led-red²led-blue²gpio-keys !gpio-keys’button-0User£² button-1JoySel£²button-2JoyDown£l²button-3JoyUp£g²button-4JoyLeft£i²button-5 JoyRight£j² #address-cells#size-cellsmodelcompatibleinterrupt-controller#interrupt-cellsregphandlestatusclock-frequencyinterrupt-parentrangesinterruptsclocksclock-names#pwm-cellsresets#io-channel-cellspinctrl-0pinctrl-names#dma-cellsst,mem2memdma-requestsdma-channelsdma-mastersg-rx-fifo-sizeg-np-tx-fifo-sizeg-tx-fifo-sizearm,primecell-periphidcap-sd-highspeedcap-mmc-highspeedmax-frequencypinctrl-1pinctrl-2cd-gpiosbroken-cdst,neg-edgebus-widthvmmc-supplyregulator-min-microvoltregulator-max-microvoltassigned-clocksassigned-clock-parentsst,syscfg#clock-cells#reset-cellsreg-namesinterrupt-namesst,sysconsnps,pblphy-modephy-handlegpio-controller#gpio-cellsst,bank-namengpiosgpio-rangespinmuxbias-disabledrive-open-drainslew-ratedrive-push-pullbias-pull-upbootargsstdout-pathdevice_typeserial0serial1regulator-nameregulator-always-onlinux,default-triggerautorepeatlabellinux,code