d8H(  1,Beacon EmbeddedWorks i.MX8M Nano Development Kit$2beacon,imx8mn-beacon-kitfsl,imx8mnaliases&=/soc@0/bus@30800000/ethernet@30be0000"G/soc@0/bus@30000000/gpio@30200000"M/soc@0/bus@30000000/gpio@30210000"S/soc@0/bus@30000000/gpio@30220000"Y/soc@0/bus@30000000/gpio@30230000"_/soc@0/bus@30000000/gpio@30240000!e/soc@0/bus@30800000/i2c@30a20000!j/soc@0/bus@30800000/i2c@30a30000!o/soc@0/bus@30800000/i2c@30a40000!t/soc@0/bus@30800000/i2c@30a50000!y/soc@0/bus@30800000/mmc@30b40000!~/soc@0/bus@30800000/mmc@30b50000!/soc@0/bus@30800000/mmc@30b600006/soc@0/bus@30800000/spba-bus@30800000/serial@308600006/soc@0/bus@30800000/spba-bus@30800000/serial@308900006/soc@0/bus@30800000/spba-bus@30800000/serial@30880000$/soc@0/bus@30800000/serial@30a60000!/soc@0/bus@30800000/spi@30bb00003/soc@0/bus@30800000/spba-bus@30800000/spi@308300003/soc@0/bus@30800000/spba-bus@30800000/spi@30840000(/soc@0/bus@30800000/i2c@30a40000/rtc@51./soc@0/bus@30000000/snvs@30370000/snvs-rtc-lpcpus idle-statespscicpu-pd-wait2arm,idle-state3 (cpu@00cpu2arm,cortex-a53<@GpsciUb@t@ speed_grade( cpu@10cpu2arm,cortex-a53<@GpsciUb@t@( cpu@20cpu2arm,cortex-a53<@GpsciUb@t@( cpu@30cpu2arm,cortex-a53<@GpsciUb@t@( l2-cache02cache%Wd@v(opp-table2operating-points-v23(opp-1200000000>GE~S dIuopp-1400000000>SrNE~SdIuopp-1500000000>Yh/EB@SdIuclock-osc-32k 2fixed-clockosc_32k(clock-osc-24m 2fixed-clockn6osc_24m(clock-ext1 2fixed-clockk@ clk_ext1(clock-ext2 2fixed-clockk@ clk_ext2(clock-ext3 2fixed-clockk@ clk_ext3(clock-ext4 2fixed-clockk@ clk_ext4(pmu2arm,cortex-a53-pmu psci 2arm,psci-1.0smcthermal-zonescpu-thermaltripstrip0L7passive( trip1s 7criticalcooling-mapsmap0 0 timer2arm,armv8-timer0   zsoc@02fsl,imx8mn-socsimple-bus 2>9@@soc_unique_idbus@300000002fsl,aips-bussimple-bus<0@ 2spba-bus@300000002fsl,spba-bussimple-bus <02sai@300200002fsl,imx8mn-saifsl,imx8mq-sai<0D `(@Ubusmclk0mclk1mclk2mclk3 afrxtx pdisabledsai@300300002fsl,imx8mn-saifsl,imx8mq-sai<0D 2(@Ubusmclk0mclk1mclk2mclk3 afrxtxpokaywdefault^&w(dsai@300500002fsl,imx8mn-saifsl,imx8mq-sai<0D Z(@Ubusmclk0mclk1mclk2mclk3 a frxtx pokaywdefault_&w(hsai@300600002fsl,imx8mn-saifsl,imx8mq-sai<0D Z(@Ubusmclk0mclk1mclk2mclk3 a  frxtx pdisabledaudio-controller@300800002fsl,imx8mm-micfil<00mn,-(@&')Uipg_clkipg_clk_apppll8kpll11kclkext3afrxDpokaywdefault&(bspdif@300900002fsl,imx35-spdif<0  P@UaU:Ucorerxtx0rxtx1rxtx2rxtx3rxtx4rxtx5rxtx6rxtx7spba afrxtx pdisabledsai@300b00002fsl,imx8mn-saifsl,imx8mq-sai<0 D o(@Ubusmclk0mclk1mclk2mclk3 a  frxtx pdisabledeasrc@300c00002fsl,imx8mn-easrc<0  z@Umema@fctx0_rxctx0_txctx1_rxctx1_txctx2_rxctx2_txctx3_rxctx3_tx imx/easrc/easrc-imx8mn.bin'pokaygpio@302000002fsl,imx8mn-gpiofsl,imx35-gpio<0 @A@7GShy ('gpio@302100002fsl,imx8mn-gpiofsl,imx35-gpio<0!BC@7GShy(("gpio@302200002fsl,imx8mn-gpiofsl,imx35-gpio<0"DE@7GShy=gpio@302300002fsl,imx8mn-gpiofsl,imx35-gpio<0#FG@7GShyl (6gpio@302400002fsl,imx8mn-gpiofsl,imx35-gpio<0$HI@7GShyw( tmu@302600002fsl,imx8mn-tmufsl,imx8mm-tmu<0&@calib(watchdog@302800002fsl,imx8mn-wdtfsl,imx21-wdt<0( N@pokaywdefaultwatchdog@302900002fsl,imx8mn-wdtfsl,imx21-wdt<0) O@ pdisabledwatchdog@302a00002fsl,imx8mn-wdtfsl,imx21-wdt<0*  @ pdisableddma-controller@302b0000 2fsl,imx8mn-sdmafsl,imx8mq-sdma<0+ "@Uipgahbimx/sdma/sdma-imx7d.bindma-controller@302c0000 2fsl,imx8mn-sdmafsl,imx8mq-sdma<0, g@Uipgahbimx/sdma/sdma-imx7d.bin(pinctrl@303300002fsl,imx8mn-iomuxc<03(fec1grphlptx|T|tPF(Ji2c1grp0|\@l@(%i2c3grp0$@(@(2flexspigrp\` tx|(Gpmicirqgrp4A(&rtcgrp\F(3uart1grp4@8@D@H@ $((A(!usdhc1gpiogrp0A(]usdhc1grp (8usdhc1-100mhzgrp (9usdhc1-200mhzgrp (:usdhc3grp8< $(0XhPlpLd(Dusdhc3-100mhzgrp8< $(0XhPlpLd(Eusdhc3-200mhzgrp8< $(0XhPlpLd(Fwdoggrp0(wlangrp,(>espi2grp`lp txxA(i2c2grp0@ `@((i2c4grp0,@0@(4led3grp4A(_ov5640grpHD@`Y()pcal6414-gpiogrp0(5pdmgrp0DH4(reg-otggrp8(`sai3grpx@DLH<(uart2grp0<@@@($uart3grp`\@`@d@h@(#usdhc2gpiogrp08ATA(@usdhc2grp<@DHLP8(?usdhc2-100mhzgrp<@DHLP8(Ausdhc2-200mhzgrp<@DHLP8(BhdmibridgegrpL(.reghdmigrp4(gsai5grpHTPL(syscon@303400002fsl,imx8mn-iomuxc-gprsyscon<04(Iefuse@30350000)2fsl,imx8mn-ocotpfsl,imx8mm-ocotpsyscon<05@ unique-id@4<(speed-grade@10<(calib@3c<<(mac-address@90<(Hclock-controller@30360000$2fsl,imx8mn-anatopfsl,imx8mm-anatop<06snvs@30370000#2fsl,sec-v4.0-monsysconsimple-mfd<07(snvs-rtc-lp2fsl,sec-v4.0-mon-rtc-lp4@ Usnvs-rtcsnvs-powerkey2fsl,sec-v4.0-pwrkey @ Usnvs-pwrkeytpokayclock-controller@303800002fsl,imx8mn-ccm<08UV@4Uosc_32kosc_24mclk_ext1clk_ext2clk_ext3clk_ext4@BSUW 8,/8 ׄׄ#Fp(reset-controller@30390000%2fsl,imx8mn-srcfsl,imx8mq-srcsyscon<09 Ygpc@303a00002fsl,imx8mn-gpc<0: Wpgc power-domain@0<@P(Wpower-domain@1<(\power-domain@2< @R(Zpower-domain@3<@(power-domain@4<((Rbus@304000002fsl,aips-bussimple-bus<0@@ 2pwm@306600002fsl,imx8mn-pwmfsl,imx27-pwm<0f Q@Uipgper6 pdisabledpwm@306700002fsl,imx8mn-pwmfsl,imx27-pwm<0g R@Uipgper6 pdisabledpwm@306800002fsl,imx8mn-pwmfsl,imx27-pwm<0h S@Uipgper6 pdisabledpwm@306900002fsl,imx8mn-pwmfsl,imx27-pwm<0i T@Uipgper6 pdisabledtimer@306a00002nxp,sysctr-timer<0j /@Uperbus@308000002fsl,aips-bussimple-bus<0@ 2spba-bus@308000002fsl,spba-bussimple-bus <02spi@30820000!2fsl,imx8mn-ecspifsl,imx51-ecspi <0 @Uipgper afrxtx pdisabledspi@30830000!2fsl,imx8mn-ecspifsl,imx51-ecspi <0  @Uipgper afrxtxpokaywdefault A eeprom@02microchip,at25160bnatmel,at25<JLK@\en ]wspi@30840000!2fsl,imx8mn-ecspifsl,imx51-ecspi <0 !@Uipgper afrxtx pdisabledserial@308600002fsl,imx8mn-uartfsl,imx6q-uart<0 @Uipgper afrxtxpokaywdefault!m1bluetooth2brcm,bcm43438-bt " " "@= Uextclkserial@308800002fsl,imx8mn-uartfsl,imx6q-uart<0 @Uipgper afrxtxpokaywdefault#o1serial@308900002fsl,imx8mn-uartfsl,imx6q-uart<0 @Uipgperpokaywdefault$crypto@30900000 2fsl,sec-v4.0 <0 20 [@TV Uaclkipgjr@10002fsl,sec-v4.0-job-ring< i pdisabledjr@20002fsl,sec-v4.0-job-ring<  jjr@30002fsl,sec-v4.0-job-ring<0 ri2c@30a200002fsl,imx8mn-i2cfsl,imx21-i2c <0 #@pokaywdefault%pmic@4b 2rohm,bd71847<Kwdefault&'@ clk-32k-outregulatorsBUCK1buck1 ` +=QBUCK2buck2 ` +=QfB@{ (BUCK3buck3 `p+=BUCK4buck4-2Z+=(;BUCK5buck5}p+=(<BUCK6buck6 5\+=(LLDO1ldo1j2Z+=LDO2ldo2 5 +=LDO3ldo3w@2Z+=LDO4ldo4 w@+=LDO6ldo6 w@+=i2c@30a300002fsl,imx8mn-i2cfsl,imx21-i2c <0 $@pokaywdefault(camera@10 2ovti,ov5640wdefault)<@{Uxclk{n6*+, ' 'portendpoint-(Shdmi@3d 2adi,adv7535wdefault.<=><?mainedidcecpacket//*/6/B/N/' D(iports port@0<endpoint0(Pport@1<endpoint1(fi2c@30a40000 2fsl,imx8mn-i2cfsl,imx21-i2c<0 %@pokaywdefault2eeprom@502microchip,24c64atmel,24c64n Z<Prtc@51 2nxp,pcf85263<Qwdefault3' d0i2c@30a500002fsl,imx8mn-i2cfsl,imx21-i2c <0 &@pokaywdefault4gpio@20 2nxp,pcal6416< wdefault57G6gpio@21 2nxp,pcal6416<!7G6(^audio-codec@1a 2wlf,wm8962<@|77777777D(eserial@30a600002fsl,imx8mn-uartfsl,imx6q-uart<0 @Uipgper afrxtx pdisabledmailbox@30aa00002fsl,imx8mn-mufsl,imx6sx-mu<0 X@mmc@30b4000022fsl,imx8mn-usdhcfsl,imx8mm-usdhcfsl,imx7d-usdhc<0 @VM Uipgahbperpokay "wdefaultstate_100mhzstate_200mhz8!9+:5;A<N\o=wifi@1<2brcm,bcm4329-fmacwdefault>"  host-wakemmc@30b5000022fsl,imx8mn-usdhcfsl,imx8mm-usdhcfsl,imx7d-usdhc<0 @VM Uipgahbperpokay"wdefaultstate_100mhzstate_200mhz?@!A+B5Cmmc@30b6000022fsl,imx8mn-usdhcfsl,imx8mm-usdhcfsl,imx7d-usdhc<0 @VM Uipgahbperpokay"wdefaultstate_100mhzstate_200mhzD!E+FׄNspi@30bb0000 2nxp,imx8mm-fspi<0fspi_basefspi_mmap k@ Ufspi_enfspipokaywdefaultGflash@0< 2jedec,spi-norJĴdma-controller@30bd0000 2fsl,imx8mn-sdmafsl,imx8mq-sdma<0 @TUipgahbimx/sdma/sdma-imx7d.bin(ethernet@30be0000-2fsl,imx8mn-fecfsl,imx8mq-fecfsl,imx6sx-fec<00vwxy(@cbd"Uipgahbptpenet_clk_refenet_out Lcbd 6:;9sY@H mac-address IpokaywdefaultJ rgmii-idK L 6 #mdio ethernet-phy@02ethernet-phy-ieee802.3-c22< 6' (Kbus@32c000002fsl,aips-bussimple-bus<2@ 2lcdif@32e00000"2fsl,imx8mn-lcdiffsl,imx6sx-lcdif<2@Upixaxidisp_axi (MpokayportendpointN(Odsi@32e10000*2fsl,imx8mn-mipi-dsimfsl,imx8mm-mipi-dsim<2@}~Ubus_clksclk_mipi (Mpokay 41-ports port@0<endpointO(Nport@1<endpointP(0isi@32e200002fsl,imx8mn-isi<2 @Uaxiapb PM(Mpokayports port@0<endpointQ(Tblk-ctrl@32e28000 2fsl,imx8mn-disp-blk-ctrlsyscon<2(RR ]busisilcdifmipi-dsimipi-csiX@NO}~oUdisp_axidisp_apbdisp_axi_rootdisp_apb_rootlcdif-axilcdif-apblcdif-pixdsi-pclkdsi-refcsi-aclkcsi-pclk(}~\NO(6(A8րn6n6e (Mmipi-csi@32e300002fsl,imx8mm-mipi-csi2<2 A-@-@ @Upclkwrapphyaxi(Mpokayports port@0<endpointS(-port@1<endpointT(Qusb@32e40000+2fsl,imx8mn-usbfsl,imx7d-usbfsl,imx27-usb<2 (@P@ pU uV(Wpokay X  otgusbmisc@32e4020072fsl,imx8mn-usbmiscfsl,imx7d-usbmiscfsl,imx6q-usbmisc <2(Vdma-controller@33000000&2fsl,imx7d-dma-apbhfsl,imx28-dma-apbh<3 0     @(Ynand-controller@33002000)2fsl,imx8mn-gpmi-nandfsl,imx7d-gpmi-nand <3 3@@gpmi-nandbch bch@Ugpmi_iogpmi_bch_apbaYfrx-tx pdisabledgpu@38000000 2vivante,gc<8  @RUregbuscoreshader(QR **88#F#F/ׄG(Zinterrupt-controller@38800000 2arm,gic-v3<88 hS  (memory-controller@3d4000002fsl,imx8mn-ddrcfsl,imx8m-ddrc<=@@Ucorepllaltapb @XYZ[opp-table2operating-points-v2([opp-25000000>}x@opp-100000000>opp-800000000>/ddr-pmu@3d800000%2fsl,imx8mn-ddr-pmufsl,imx8m-ddr-pmu<=@ busbphynop1 2usb-nop-xceiv@rr2 Umain_clk(\(Uusdhc1_pwrseq2mmc-pwrseq-simplewdefault] " @ Uext_clock P(=memory@400000000memory<@dmic-codec 2dmic-codec D(cleds 2gpio-ledsled-0 gen_led0 D^ offled-1 gen_led1 D^ offled-2 gen_led2 D^ offled-3wdefault_ heartbeat D6 heartbeatregulator-1v52regulator-fixed1V5``(+regulator-1v82regulator-fixed1V8w@w@(,regulator-audio2regulator-fixed3v3_aud2Z2Z ^  "(7regulator-camera2regulator-fixed mipi_pwr** ^ " 5=(*regulator-usdhc22regulator-fixedvsd_3v32Z2Z " "(Cregulator-usb2regulator-fixedwdefault` usb_otg_vbusLK@LK@ 6 "(Xsound-dmic2simple-audio-card Fdmic ]pdm va asimple-audio-card,cpu b(asimple-audio-card,codec csound-wm89622simple-audio-card Fwm8962 ]i2s< HeadphoneHeadphonesMicrophoneHeadset MicSpeakerSpeakeri HeadphonesHPOUTLHeadphonesHPOUTRSpeakerSPKOUTLSpeakerSPKOUTRHeadset MicMICBIASIN3RHeadset Micsimple-audio-card,cpu dsimple-audio-card,codec e@  chosen6 /soc@0/bus@30800000/spba-bus@30800000/serial@30890000connector2hdmi-connector7aportendpointf(1regulator-hdmi-dvdd2regulator-fixedwdefaultg hdmi_pwr_en2Z2Z "  " 5p=(/sound-hdmi2simple-audio-card Fsound-hdmi ]i2ssimple-audio-card,cpu h simple-audio-card,codec i interrupt-parent#address-cells#size-cellsmodelcompatibleethernet0gpio0gpio1gpio2gpio3gpio4i2c0i2c1i2c2i2c3mmc0mmc1mmc2serial0serial1serial2serial3spi0spi1spi2rtc0rtc1entry-methodarm,psci-suspend-paramlocal-timer-stopentry-latency-usexit-latency-usmin-residency-usphandledevice_typeregclocksenable-methodi-cache-sizei-cache-line-sizei-cache-setsd-cache-sized-cache-line-sized-cache-setsnext-level-cacheoperating-points-v2nvmem-cellsnvmem-cell-namescpu-idle-states#cooling-cellscpu-supplycache-levelcache-unifiedopp-sharedopp-hzopp-microvoltopp-supported-hwclock-latency-nsopp-suspend#clock-cellsclock-frequencyclock-output-namesinterruptspolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-devicearm,no-tick-in-suspendrangesdma-ranges#sound-dai-cellsclock-namesdmasdma-namesstatuspinctrl-namespinctrl-0assigned-clocksassigned-clock-parentsassigned-clock-ratesfsl,sai-mclk-direction-outputfsl,shared-interruptfsl,datalinefirmware-namefsl,asrc-ratefsl,asrc-formatgpio-controller#gpio-cellsinterrupt-controller#interrupt-cellsgpio-ranges#thermal-sensor-cellsfsl,ext-reset-output#dma-cellsfsl,sdma-ram-script-namefsl,pinsregmapoffsetlinux,keycodewakeup-source#reset-cells#power-domain-cellspower-domains#pwm-cellscs-gpiosspi-max-frequencyspi-cphaspi-cpolpagesizeaddress-widthuart-has-rtsctsshutdown-gpioshost-wakeup-gpiosdevice-wakeup-gpiosmax-speedrohm,reset-snvs-poweredregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-boot-onregulator-always-onregulator-ramp-delayrohm,dvs-run-voltagerohm,dvs-idle-voltageAVDD-supplyDVDD-supplyDOVDD-supplypowerdown-gpiosreset-gpiosremote-endpointclock-lanesdata-lanesreg-namesadi,dsi-lanesavdd-supplya2vdd-supplydvdd-supplypvdd-supplyv1p2-supplyv3p3-supplyread-onlyquartz-load-femtofaradsDCVDD-supplyDBVDD-supplyCPVDD-supplyMICVDD-supplyPLLVDD-supplySPKVDD1-supplySPKVDD2-supplygpio-cfg#mbox-cellsfsl,tuning-start-tapfsl,tuning-stepbus-widthpinctrl-1pinctrl-2vmmc-supplyvqmmc-supplynon-removablecap-power-off-cardkeep-power-in-suspendmmc-pwrseqinterrupt-namesspi-tx-bus-widthspi-rx-bus-widthfsl,num-tx-queuesfsl,num-rx-queuesfsl,stop-modephy-modephy-handlephy-supplyphy-reset-gpiosfsl,magic-packetsamsung,esc-clock-frequencyfsl,blk-ctrlpower-domain-namesphysfsl,usbmiscvbus-supplydisable-over-currentdr_mode#index-cellsdma-channels#phy-cellspost-power-on-delay-msnum-channelslabeldefault-statelinux,default-triggergpioenable-active-highstartup-delay-ussimple-audio-card,namesimple-audio-card,formatsimple-audio-card,bitclock-mastersimple-audio-card,frame-mastersound-daisimple-audio-card,widgetssimple-audio-card,routingstdout-pathsystem-clock-direction-out