*8&(& 3,Qualcomm Technologies, Inc. IPQ5018/AP-RDP432.1-C2$2qcom,ipq5018-rdp432-c2qcom,ipq5018clockssleep-clk 2fixed-clock=J}Z xo-board-clk 2fixed-clock=Jn6Z cpus cpu@0bcpu2arm,cortex-a53nrpscicpu@1bcpu2arm,cortex-a53nrpscil2-cache2cacheZopp-table-cpu2operating-points-v2Zopp-800000000/ @opp-1008000000< @firmwarescm2qcom,scm-ipq5018qcom,scmamemory@40000000bmemoryn@pmu2arm,cortex-a53-pmu #psci 2arm,psci-1.0ysmcreserved-memory .bootloader@4a800000nJ 5sbl@4aa00000nJ5smem@4ab00000 2qcom,smemnJ5<tz@4ac00000nJ 5soc@0 2simple-bus .phy@5b0002qcom,ipq5018-usb-hsphyn wDOKVokayZphy@7e0002qcom,ipq5018-uniphy-pcie-phynBD/0=K] VdisabledZ phy@860002qcom,ipq5018-uniphy-pcie-phyn`<D#$=K]VokayZ pinctrl@10000002qcom,ipq5018-tlmmn0 #gw/Zuart1-stategpio31gpio32gpio33gpio34 blsp1_uart1Zpcie0-default-stateZclkreq-n-pinsgpio14 pcie0_clkperst-n-pinsgpio15gpiowake-n-pinsgpio16 pcie0_wakesdc-default-stateZ clk-pinsgpio9 sdc1_clkcmd-pinsgpio8 sdc1_cmddata-pinsgpio4gpio5gpio6gpio7 sdc1_dataclock-controller@18000002qcom,gcc-ipq5018n$ =Zhwlock@19050002qcom,tcsr-mutexnPZsyscon@19370002qcom,tcsr-ipq5018sysconnpZmmc@7804000%2qcom,ipq5018-sdhciqcom,sdhci-msm-v5n@!hc#{+hc_irqpwr_irqYZ ;ifacecorexoGVokayU _defaultmz qdma-controller@78840002qcom,bam-v1.7.0n@ #;bam_clkZserial@78af000%2qcom,msm-uartdm-v1.4qcom,msm-uartdmn #k ;coreifaceVokayU_defaultspi@78b50002qcom,spi-qup-v2.2.1 nP #_ ;coreifacetxrx Vdisabledusb@8af88002qcom,ipq5018-dwc3qcom,dwc3n #> +hs_phy_irq ufxv;coreifacesleepmock_utmiDb .Vokayusb@8a00000 2snps,dwc3nv;ref # usb2-phy*C\hostinterrupt-controller@b0000002qcom,msm-qgic2 n   @  #   . Zv2m@02arm,gic-v2m-framendZv2m@10002arm,gic-v2m-framendwatchdog@b017000$2qcom,apss-wdt-ipq5018qcom,kpss-wdtn p@ # mailbox@b111000<2qcom,ipq5018-apcs-apps-globalqcom,ipq6018-apcs-apps-globaln =  ;pllxogpll0sZclock@b1160002qcom,ipq5018-a53plln `@= ;xoZtimer@b1200002arm,armv7-timer-memn  .frame@b120000n   #frame@b123000n 0 #  Vdisabledframe@b124000 # n @ Vdisabledframe@b125000n P #  Vdisabledframe@b126000n ` #  Vdisabledframe@b127000n p #  Vdisabledframe@b128000n  # Vdisabledpcie@800000002qcom,pcie-ipq50180n 0!dbielbiatuparfconfigmhibpci]  pciephy0. 00l#opqrstuvw/+msi0msi1msi2msi3msi4msi5msi6msi7global0d?A=>@%;ifaceaxi_maxi_sahbauxaxi_bridge@D12345678<pipesleepstickyaxi_maxi_sahbaxi_m_stickyaxi_s_sticky Vdisabledpcie@0bpcin .pcie@a00000002qcom,pcie-ipq50180n 00!dbielbiatuparfconfigmhibpci]  pciephy0. 00l#4789;?DH3/+msi0msi1msi2msi3msi4msi5msi6msi7globalKNOS0c9;78:%;ifaceaxi_maxi_sahbauxaxi_bridge@D%&'()*+,<pipesleepstickyaxi_maxi_sahbaxi_m_stickyaxi_s_stickyVokayU_default  pcie@0bpcin .timer2arm,armv8-timer0#aliases/soc@0/serial@78af000chosen serial0:115200n8 interrupt-parent#address-cells#size-cellsmodelcompatible#clock-cellsclock-frequencyphandledevice_typeregenable-methodnext-level-cacheclocksoperating-points-v2cache-levelcache-sizecache-unifiedopp-sharedopp-hzopp-microvoltclock-latency-nsqcom,dload-modeqcom,sdi-enabledinterruptsrangesno-maphwlocksresets#phy-cellsstatusnum-lanesgpio-controller#gpio-cellsgpio-rangesinterrupt-controller#interrupt-cellspinsfunctiondrive-strengthbias-pull-downbias-pull-upoutput-lowbias-disable#reset-cells#hwlock-cellsreg-namesinterrupt-namesclock-namesnon-removablepinctrl-0pinctrl-namesmmc-ddr-1_8vmmc-hs200-1_8vmax-frequencybus-width#dma-cellsqcom,eedmasdma-namesqcom,select-utmi-as-pipe-clkphy-namesphystx-fifo-resizesnps,is-utmi-l1-suspendsnps,hird-thresholdsnps,dis_u2_susphy_quirksnps,dis_u3_susphy_quirkdr_modemsi-controller#mbox-cellsframe-numberlinux,pci-domainbus-rangemax-link-speedmsi-mapinterrupt-map-maskinterrupt-mapreset-namesperst-gpioswake-gpiosserial0stdout-path