8(| (,Qualcomm Technologies, Inc. QDU1000 IDP2qcom,qdu1000-idpqcom,qdu1000 =embeddedchosenJserial0:115200n8clocksxo-board-clk 2fixed-clockV$fs[sleep-clk 2fixed-clockVfscpus cpu@0{cpu2arm,cortex-a55pscipscis l2-cache2cachesl3-cache2cachescpu@100{cpu2arm,cortex-a55pscipscis l2-cache2cachescpu@200{cpu2arm,cortex-a55pscipsci sl2-cache2caches cpu@300{cpu2arm,cortex-a55psci psci sl2-cache2caches cpu-mapcluster0core0 core1 core2core3idle-statespscicpu-sleep-02arm,idle-state/^@@Wsdomain-idle-statescluster-sleep-02domain-idle-stateH /@ADscluster-sleep-12domain-idle-state M/'@A3Dsfirmwarescm2qcom,scm-qdu1000qcom,scminterconnect-02qcom,qdu1000-mc-virthxsHinterconnect-12qcom,qdu1000-clk-virthxsmemory@80000000{memorypmu2arm,cortex-a55-pmu psci 2arm,psci-1.0smcpower-domain-cpu0spower-domain-cpu1spower-domain-cpu2spower-domain-cpu3s power-domain-clustersreserved-memory hyp@80000000`xbl-dt-log@80600000`xbl-ramdump@80640000daop-image@80800000aop-cmd-db@80860000 2qcom,cmd-dbaop-config@80880000tme-crash-dump@808a0000tme-log@808e0000@uefi-log@808e4000@smem@80900000 2qcom,smem cpucp-fw@80b00000memory@80c00000tz-stat@81d00000tags@81e00000Pqtee@823000000Pta@82800000fs1@83200000 @fs2@83600000`@fs3@83a00000@ipa-fw@8be00000ipa-gsi@8be10000@mpss@8c000000q6-mpss-dtb@9ec00000tenx@a0000000`oem-tenx@b9600000`tenx-q6-buffer@c0000000 ipa-buffer@c3200000 ecc-meta-data@e0000000 harq-buffer@800000000tenx-sp-buffer@880000000Pfapi-buffer@8d0000000 soc@0 2simple-bus clock-controller@800002qcom,qdu1000-gccBfsclock-controller@2800002qcom,qdu1000-ecpricc(8fdma-controller@900000)2qcom,qdu1000-gpi-dmaqcom,sm6350-gpi-dma ?  geniqup@9c00002qcom,geni-se-qup Z[ m-ahbs-ahb  ( 6qup-core Iokayserial@9800002qcom,geni-uart@8sePZdefault Y Idisabledi2c@9840002qcom,geni-i2c@@:se ZPZdefault  Idisabledspi@9840002qcom,geni-spi@@  Z:sePZdefault Idisabledi2c@9880002qcom,geni-i2c@<se [PZdefault  Idisabledspi@9880002qcom,geni-spi@  [<seP !Zdefault Idisabledi2c@98c0002qcom,geni-i2c@>se \P"Zdefault  Idisabledspi@98c0002qcom,geni-spi@  \>seP#$Zdefault Idisabledi2c@9900002qcom,geni-i2c@@se ]P%Zdefault  Idisabledspi@9900002qcom,geni-spi@  ]@seP&'Zdefault Idisabledi2c@9940002qcom,geni-i2c@@Bse ^P(Zdefault  Idisabledspi@9940002qcom,geni-spi@@  ^BseP)*Zdefault Idisabledi2c@9980002qcom,geni-i2c@Dse _P+Zdefault  Idisabledspi@9980002qcom,geni-spi@  _DseP,-Zdefault Idisabledserial@99c0002qcom,geni-debug-uart@FseP./Zdefault `Iokaydma-controller@a00000)2qcom,qdu1000-gpi-dmaqcom,sm6350-gpi-dma%&'()* ?  geniqup@ac00002qcom,geni-se-qup \] m-ahbs-ahb    Idisabledserial@a800002qcom,geni-uart@JseP0Zdefault a  Idisabledi2c@a840002qcom,geni-i2c@@Lse bP1Zdefault  Idisabledspi@a840002qcom,geni-spi@@  bLseP23Zdefault Idisabledi2c@a880002qcom,geni-i2c@Nse cP4Zdefault  Idisabledspi@a880002qcom,geni-spi@  cNseP56Zdefault Idisabledi2c@a8c0002qcom,geni-i2c@Pse dP7Zdefault  Idisabledspi@a8c0002qcom,geni-spi@  dPseP89Zdefault Idisabledi2c@a900002qcom,geni-i2c@Rse eP:Zdefault  Idisabledspi@a900002qcom,geni-spi@  eRseP;<Zdefault Idisabledi2c@a940002qcom,geni-i2c@@Tse fP=Zdefault  Idisabledserial@a940002qcom,geni-uart@@TseP>Zdefault f  Idisabledspi@a940002qcom,geni-spi@@  fTseP?@Zdefault Idisabledi2c@a980002qcom,geni-i2c@Vse kPAZdefault  Idisabledspi@a980002qcom,geni-spi@  kVsePBCZdefault Idisabledi2c@a9c0002qcom,geni-i2c@Xse mPDZdefault  Idisabledspi@a9c0002qcom,geni-spi@  mXsePEFZdefault Idisabledinterconnect@16400002qcom,qdu1000-system-nocdPhxsGhwlock@1f400002qcom,tcsr-mutexhsmmc@8804000%2qcom,qdu1000-sdhciqcom,sdhci-msm-v5 @P vhccqhcihc_irqpwr_irq^_ifacecorexo0(GHIG,6sdhc-ddrcpu-sdhcJK  d,ҀhIokayPLMZdefaultsleep (BPV^kNwOopp-table2operating-points-v2sKopp-384000000`Pc8@phy@88e300012qcom,qdu1000-usb-hs-phyqcom,usb-snps-hs-7nm-phy0 lref IokayQRSsVphy@88e50002qcom,qdu1000-qmp-usb3-uni-phyP  sluvauxrefcom_auxpipe phyphy_phyfusb3_uni_phy_pipe_clk_srcIokay QTsWusb@a6f88002qcom,qdu1000-dwc3qcom,dwc3 o  mrocfg_noccoresleepmock_utmiom*$ D?UU U<pwr_evenths_phy_irqdp_hs_phy_irqdm_hs_phy_irqss_phy_irqP0(GHIG36usb-ddrapps-usbIokayusb@a600000 2snps,dwc3 `   SlVWusb2-phyusb3-phy peripheralports port@0endpointport@1endpointinterrupt-controller@b2200002qcom,qdu1000-pdcqcom,pdc "@d< (6^a}?sUspmi@c4000002qcom,spmi-pmic-arbP @0 P@ D L B@vcorechnlsobsrvrintrcnfg ?U periph_irq" pmic@02qcom,pm8150qcom,spmi-pmic pon@8002qcom,pm8998-pon/?pwrkey2qcom,pm8941-pwrkeyM= Vct Idisabledresin2qcom,pm8941-resinM= V Idisabledtemp-alarm@24002qcom,spmi-temp-alarm$$nXzthermalsbadc@31002qcom,spmi-adc51 1sXchannel@0ref_gndchannel@1 vref_1p25channel@6 die_tempadc-tm@35002qcom,spmi-adc-tm555  Idisabledrtc@60002qcom,pm8941-rtc`a vrtcalarmagpio@c000 2qcom,pm8150-gpioqcom,spmi-gpioY sYpmic@12qcom,pm8150qcom,spmi-pmic pinctrl@f0000002qcom,qdu1000-tlmm ZUsZqup-uart0-default-stategpio6gpio7gpio8gpio9qup00squp-i2c1-data-clk-stategpio10gpio11qup01#Vsqup-spi1-data-clk-stategpio10gpio11gpio12qup01#2squp-spi1-cs-stategpio13gpio#2squp-i2c2-data-clk-stategpio12gpio13qup02#Vsqup-spi2-data-clk-stategpio12gpio13gpio10qup02#2s qup-spi2-cs-stategpio11gpio#2s!qup-i2c3-data-clk-stategpio14gpio15qup03#Vs"qup-spi3-data-clk-stategpio14gpio15gpio16qup03#2s#qup-spi3-cs-stategpio17gpio#2s$qup-i2c4-data-clk-stategpio16gpio17qup04#Vs%qup-spi4-data-clk-stategpio16gpio17gpio14qup04#2s&qup-spi4-cs-stategpio15gpio#2s'qup-i2c5-data-clk-stategpio130gpio131qup05#Vs(qup-spi5-data-clk-stategpio130gpio131gpio132qup05#2s)qup-spi5-cs-stategpio133gpio#2s*qup-i2c6-data-clk-stategpio132gpio133qup06#Vs+qup-spi6-data-clk-stategpio132gpio133gpio130qup06#2s,qup-spi6-cs-stategpio131gpio#2s-qup-uart7-rx-stategpio135qup07#2s/qup-uart7-tx-stategpio134qup07#2s.qup-uart8-default-stategpio18gpio19gpio20gpio21qup10s0qup-i2c9-data-clk-stategpio22gpio23qup11#Vs1qup-spi9-data-clk-stategpio22gpio23gpio24qup11#2s2qup-spi9-cs-stategpio25gpio#2s3qup-i2c10-data-clk-stategpio24gpio25qup12#Vs4qup-spi10-data-clk-stategpio24gpio25gpio22qup12#2s5qup-spi10-cs-stategpio23gpio#2s6qup-i2c11-data-clk-stategpio26gpio27qup13#Vs7qup-spi11-data-clk-stategpio26gpio27gpio28qup13#2s8qup-spi11-cs-stategpio29gpio#2s9qup-i2c12-data-clk-stategpio28gpio29qup14#Vs:qup-spi12-data-clk-stategpio28gpio29gpio26qup14#2s;qup-spi12-cs-stategpio27gpio#2s<qup-i2c13-data-clk-stategpio30gpio31qup15#Vs=qup-spi13-data-clk-stategpio30gpio31gpio32qup15#2s?qup-spi13-cs-stategpio33gpio#2s@qup-uart13-default-stategpio30gpio31gpio32gpio33qup15s>qup-i2c14-data-clk-stategpio34gpio35qup16#VsAqup-spi14-data-clk-stategpio34gpio35gpio36qup16#2sBqup-spi14-cs-stategpio37gpio38gpio#2sCqup-i2c15-data-clk-stategpio40gpio41qup17#VsDqup-spi15-data-clk-stategpio40gpio41gpio30qup17#2sEqup-spi15-cs-stategpio31gpio#2sFsdc-on-statesLclk-pins sdc1_clk#2cmd-pins sdc1_cmd# Vdata-pins sdc1_data# Vrclk-pins sdc1_rclk?sdc-off-statesMclk-pins sdc1_clk#2cmd-pins sdc1_cmd#Vdata-pins sdc1_data#Vrclk-pins sdc1_rclk?sram@14680000$2qcom,qdu1000-imemsysconsimple-mfdhh pil-reloc@94c2qcom,pil-reloc-info Liommu@1500000002qcom,qdu1000-smmu-500qcom,smmu-500arm,mmu-500N[LAI^_`abcdefghijklmnopqrstuv;<=>?@Asinterrupt-controller@17200000 2arm,gic-v3  &  nstimer@174200002arm,armv7-timer-memB  frame@17421000BB frame@17423000B0   Idisabledframe@17425000BPB`   Idisabledframe@17427000Bp   Idisabledframe@17429000B   Idisabledframe@1742b000B   Idisabledframe@1742d000B  Idisabledrsc@17a000002qcom,rpmh-rsc0vdrv-0drv-1drv-2$   apps_rscbcm-voter2qcom,bcm-votersclock-controller2qcom,qdu1000-rpmh-clk[xofspower-controller2qcom,qdu1000-rpmhpd\sJopp-table2operating-points-v2s\opp1opp20opp3@opp4opp5opp6sPopp7@opp8Popp9opp10regulators2qcom,pm8150-rpmh-regulatorsa]]]]"]0]>]L]Z]h]w^]_^`]smps2 vreg_s2a_0p5smps3vreg_s3a_1p05~Psmps4 vreg_s4a_1p8w@w@s`smps5 vreg_s5a_2p0 s_smps6 vreg_s6a_0p9 6@s^smps7 vreg_s7a_1p2OOsmps8 vreg_s8a_1p3@@ldo1vreg_l1a_0p917ldo2 vreg_l2a_2p3-Q2Z7sSldo3 vreg_l3a_1p2 97sTldo5 vreg_l5a_0p87ldo6vreg_l6a_0p91 m~7ldo7 vreg_l7a_1p8-P7sOldo8vreg_l8a_0p91 H7sQldo9vreg_l9a_0p917ldo10vreg_l10a_2p95)267sNldo11vreg_l11a_0p91 5B@7ldo12vreg_l12a_1p87ldo14vreg_l14a_1p8-P07sRldo15vreg_l15a_1p87ldo16vreg_l16a_1p87ldo17vreg_l17a_3p3-67ldo18vreg_l18a_1p27cpufreq@17d90000,2qcom,qdu1000-cpufreq-epssqcom,cpufreq-epss vfreq-domain0freq-domain1 xoalternateNfsinterconnect@191000002qcom,qdu1000-gem-noc hxsIsystem-cache-controller@192000002qcom,qdu1000-llcc 0`p lvllcc0_basellcc1_basellcc2_basellcc3_basellcc4_basellcc5_basellcc6_basellcc7_basellcc_broadcast_base  aammulti-chan-ddrefuse@221c8000(2qcom,qdu1000-sec-qfpromqcom,sec-qfprom" multi-chan-ddr@12b+~satimer2arm,armv8-timer<    thermal-zonespm8150-thermaldbtripstrip0sEpassivetrip18Ehottrip26h Ecriticalaliases$/soc@0/geniqup@9c0000/serial@99c000ppvar-sys-regulator2regulator-fixed ppvar_sys@@@@scvph-pwr-regulator2regulator-fixedvph_pwr8u 8u cs] interrupt-parent#address-cells#size-cellsmodelcompatiblechassis-typestdout-pathclock-frequency#clock-cellsphandledevice_typeregclocksenable-methodpower-domainspower-domain-namesqcom,freq-domainnext-level-cachecache-levelcache-unifiedcpuentry-methodentry-latency-usexit-latency-usmin-residency-usarm,psci-suspend-paramlocal-timer-stopqcom,bcm-voters#interconnect-cellsinterrupts#power-domain-cellsdomain-idle-statesrangesno-maphwlocksdma-ranges#reset-cellsdma-channelsdma-channel-maskiommus#dma-cellsclock-namesinterconnectsinterconnect-namesstatuspinctrl-0pinctrl-names#hwlock-cellsreg-namesinterrupt-namesresetsoperating-points-v2dma-coherentbus-widthqcom,dll-configqcom,ddr-configpinctrl-1cap-mmc-hw-resetmmc-ddr-1_8vmmc-hs200-1_8vmmc-hs400-1_8vmmc-hs400-enhanced-strobenon-removableno-sdno-sdiosupports-cqevmmc-supplyvqmmc-supplyopp-hzrequired-oppsopp-peak-kBpsopp-avg-kBps#phy-cellsvdda-pll-supplyvdda18-supplyvdda33-supplyreset-namesclock-output-namesvdda-phy-supplyassigned-clocksassigned-clock-ratesinterrupts-extendedsnps,dis_u2_susphy_quirksnps,dis_u3_susphy_quirksnps,dis_enblslpm_quirksnps,dis-u1-entry-quirksnps,dis-u2-entry-quirkphysphy-namesdr_modeqcom,pdc-ranges#interrupt-cellsinterrupt-controllerqcom,eeqcom,channelmode-bootloadermode-recoverydebouncebias-pull-uplinux,codeio-channelsio-channel-names#thermal-sensor-cells#io-channel-cellsqcom,pre-scalinglabelgpio-controllergpio-ranges#gpio-cellswakeup-parentgpio-reserved-rangespinsfunctiondrive-strengthbias-disablebias-pull-down#iommu-cells#global-interrupts#redistributor-regionsredistributor-strideframe-numberqcom,tcs-offsetqcom,drv-idqcom,tcs-configopp-levelqcom,pmic-idvdd-s1-supplyvdd-s2-supplyvdd-s3-supplyvdd-s4-supplyvdd-s5-supplyvdd-s6-supplyvdd-s7-supplyvdd-s8-supplyvdd-s9-supplyvdd-s10-supplyvdd-l1-l8-l11-supplyvdd-l2-l10-supplyvdd-l3-l4-l5-l18-supplyvdd-l6-l9-supplyvdd-l7-l12-l14-l15-supplyvdd-l13-l16-l17-supplyregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-initial-mode#freq-domain-cellsnvmem-cellsnvmem-cell-namesbitspolling-delay-passivethermal-sensorstemperaturehysteresisserial0regulator-always-onregulator-boot-onvin-supply