Ð þ퇃8,(W~ô (,Qualcomm Technologies, Inc. QRU1000 IDP2qcom,qru1000-idpqcom,qru1000 =embeddedchosenJserial0:115200n8clocksxo-board-clk 2fixed-clockV$øfsWsleep-clk 2fixed-clockVüfscpus cpu@0{cpu2arm,cortex-a55‡‹’psci ®psciÁÒs l2-cache2cacheãïÒsl3-cache2cacheãïscpu@100{cpu2arm,cortex-a55‡‹’psci ®psciÁÒs l2-cache2cacheãïÒscpu@200{cpu2arm,cortex-a55‡‹’psci ®psciÁÒ sl2-cache2cacheãïÒs cpu@300{cpu2arm,cortex-a55‡‹’psci  ®psciÁÒ sl2-cache2cacheãïÒs cpu-mapcluster0core0ý core1ý core2ýcore3ýidle-statespscicpu-sleep-02arm,idle-stateà/^@@Wsdomain-idle-statescluster-sleep-02domain-idle-stateH /æ@ADscluster-sleep-12domain-idle-state M·/'@A3Dsfirmwarescm2qcom,scm-qdu1000qcom,scminterconnect-02qcom,qdu1000-mc-virthxsHinterconnect-12qcom,qdu1000-clk-virthxsmemory@80000000{memory‡€pmu2arm,cortex-a55-pmu Œpsci 2arm,psci-1.0™smcpower-domain-cpu0— «spower-domain-cpu1— «spower-domain-cpu2— «spower-domain-cpu3— «s power-domain-cluster—«sreserved-memory ¾hyp@80000000‡€`Åxbl-dt-log@80600000‡€`Åxbl-ramdump@80640000‡€dÅaop-image@80800000‡€€Åaop-cmd-db@80860000 2qcom,cmd-db‡€†Åaop-config@80880000‡€ˆÅtme-crash-dump@808a0000‡€ŠÅtme-log@808e0000‡€Ž@Åuefi-log@808e4000‡€Ž@Åsmem@80900000 2qcom,smem‡€ ÅÌcpucp-fw@80b00000‡€°Åmemory@80c00000‡€ÀÅtz-stat@81d00000‡ÐÅtags@81e00000‡àPÅqtee@82300000‡‚0PÅta@82800000‡‚€ Åfs1@83200000‡ƒ @Åfs2@83600000‡ƒ`@Åfs3@83a00000‡ƒ @Åipa-fw@8be00000‡‹àÅipa-gsi@8be10000‡‹á@Åmpss@8c000000‡ŒÀÅq6-mpss-dtb@9ec00000‡žÀÅipa-buffer@c3200000‡Ã ÀÅoem-tenx@a0000000‡ @Åmpss-diag-buffer@aea00000‡® @Åtenx-q6-buffer@b4e00000‡´à Åecc-meta-data@f0000000‡ðÅtenx-sp-buffer@800000000‡€Åsoc@0 2simple-bus ¾Ôclock-controller@800002qcom,qdu1000-gcc‡B‹fß—sclock-controller@2800002qcom,qdu1000-ecpricc‡(8‹fßdma-controller@900000)2qcom,qdu1000-gpi-dmaqcom,sm6350-gpi-dma‡Œôõö÷øùúûüýþÿì ù?  ögeniqup@9c00002qcom,geni-se-qup‡œ ‹Z[ m-ahbs-ahb  ã( 6qup-core ¾Iokayserial@9800002qcom,geni-uart‡˜@‹8sePZdefault ŒY Idisabledi2c@9840002qcom,geni-i2c‡˜@@‹:se ŒZPZdefault  Idisabledspi@9840002qcom,geni-spi‡˜@@  ŒZ‹:sePZdefault Idisabledi2c@9880002qcom,geni-i2c‡˜€@‹<se Œ[PZdefault  Idisabledspi@9880002qcom,geni-spi‡˜€@  Œ[‹<seP !Zdefault Idisabledi2c@98c0002qcom,geni-i2c‡˜À@‹>se Œ\P"Zdefault  Idisabledspi@98c0002qcom,geni-spi‡˜À@  Œ\‹>seP#$Zdefault Idisabledi2c@9900002qcom,geni-i2c‡™@‹@se Œ]P%Zdefault  Idisabledspi@9900002qcom,geni-spi‡™@  Œ]‹@seP&'Zdefault Idisabledi2c@9940002qcom,geni-i2c‡™@@‹Bse Œ^P(Zdefault  Idisabledspi@9940002qcom,geni-spi‡™@@  Œ^‹BseP)*Zdefault Idisabledi2c@9980002qcom,geni-i2c‡™€@‹Dse Œ_P+Zdefault  Idisabledspi@9980002qcom,geni-spi‡™€@  Œ_‹DseP,-Zdefault Idisabledserial@99c0002qcom,geni-debug-uart‡™À@‹FseP./Zdefault Œ`Iokaydma-controller@a00000)2qcom,qdu1000-gpi-dmaqcom,sm6350-gpi-dma‡ Œ%&'()*ì ù?  geniqup@ac00002qcom,geni-se-qup‡¬ ‹\] m-ahbs-ahb   ¾ Idisabledserial@a800002qcom,geni-uart‡¨@‹JseP0Zdefault Œa  Idisabledi2c@a840002qcom,geni-i2c‡¨@@‹Lse ŒbP1Zdefault  Idisabledspi@a840002qcom,geni-spi‡¨@@  Œb‹LseP23Zdefault Idisabledi2c@a880002qcom,geni-i2c‡¨€@‹Nse ŒcP4Zdefault  Idisabledspi@a880002qcom,geni-spi‡¨€@  Œc‹NseP56Zdefault Idisabledi2c@a8c0002qcom,geni-i2c‡¨À@‹Pse ŒdP7Zdefault  Idisabledspi@a8c0002qcom,geni-spi‡¨À@  Œd‹PseP89Zdefault Idisabledi2c@a900002qcom,geni-i2c‡©@‹Rse ŒeP:Zdefault  Idisabledspi@a900002qcom,geni-spi‡©@  Œe‹RseP;<Zdefault Idisabledi2c@a940002qcom,geni-i2c‡©@@‹Tse ŒfP=Zdefault  Idisabledserial@a940002qcom,geni-uart‡©@@‹TseP>Zdefault Œf  Idisabledspi@a940002qcom,geni-spi‡©@@  Œf‹TseP?@Zdefault Idisabledi2c@a980002qcom,geni-i2c‡©€@‹Vse ŒkPAZdefault  Idisabledspi@a980002qcom,geni-spi‡©€@  Œk‹VsePBCZdefault Idisabledi2c@a9c0002qcom,geni-i2c‡©À@‹Xse ŒmPDZdefault  Idisabledspi@a9c0002qcom,geni-spi‡©À@  Œm‹XsePEFZdefault Idisabledinterconnect@16400002qcom,qdu1000-system-noc‡dP€hxsGhwlock@1f400002qcom,tcsr-mutex‡ôhsmmc@8804000%2qcom,qdu1000-sdhciqcom,sdhci-msm-v5 ‡€@€P vhccqhciŒÏ߀hc_irqpwr_irq‹^_ifacecorexo0(GHIG,6sdhc-ddrcpu-sdhc J—K  €«¸Âd,Ò€h Idisabledopp-table2operating-points-v2sKopp-384000000âã`éL÷cœ8@€phy@88e300012qcom,qdu1000-usb-hs-phyqcom,usb-snps-hs-7nm-phy‡Ž0 ‹lref IokayM-N;OsRphy@88e50002qcom,qdu1000-qmp-usb3-uni-phy‡ŽP  ‹sluvauxrefcom_auxpipe Iphyphy_phyfUusb3_uni_phy_pipe_clk_srcIokayhMPsSusb@a6f88002qcom,qdu1000-dwc3qcom,dwc3‡ oˆ ¾ ‹mrocfg_noccoresleepmock_utmixomˆ$ø ëÂD‚ƒQQ Q<€pwr_evenths_phy_irqdp_hs_phy_irqdm_hs_phy_irqss_phy_irq éL0(GHIG36usb-ddrapps-usbIokayusb@a600000 2snps,dwc3‡ `Í Œ…  À±Êãû+RS0usb2-phyusb3-phy :peripheralports port@0‡endpointport@1‡endpointinterrupt-controller@b2200002qcom,qdu1000-pdcqcom,pdc ‡ "@ðd<Bà î(6^a}?RcsQspmi@c4000002qcom,spmi-pmic-arbP‡ @0 P@ D L BÐ@vcorechnlsobsrvrintrcnfg Q €periph_irqx€ cRpmic@02qcom,pm8150qcom,spmi-pmic‡ pon@8002qcom,pm8998-pon‡pwrkey2qcom,pm8941-pwrkeyŒ«= ´Át Idisabledresin2qcom,pm8941-resinŒ«= ´ Idisabledtemp-alarm@24002qcom,spmi-temp-alarm‡$Œ$ÌTØthermalés^adc@31002qcom,spmi-adc5‡1 ÿŒ1sTchannel@0‡"ref_gndchannel@1‡ "vref_1p25channel@6‡ "die_tempadc-tm@35002qcom,spmi-adc-tm5‡5Œ5é  Idisabledrtc@60002qcom,pm8941-rtc‡`a vrtcalarmŒagpio@c000 2qcom,pm8150-gpioqcom,spmi-gpio‡À(8U DcRsUpmic@12qcom,pm8150qcom,spmi-pmic‡ pinctrl@f0000002qcom,qdu1000-tlmm‡ ŒÐ(DcR8V—PQ^sVqup-uart0-default-statesgpio6gpio7gpio8gpio9xqup00squp-i2c1-data-clk-statesgpio10gpio11xqup01´squp-spi1-data-clk-statesgpio10gpio11gpio12xqup01squp-spi1-cs-statesgpio13xgpiosqup-i2c2-data-clk-statesgpio12gpio13xqup02´squp-spi2-data-clk-statesgpio12gpio13gpio10xqup02s qup-spi2-cs-statesgpio11xgpios!qup-i2c3-data-clk-statesgpio14gpio15xqup03´s"qup-spi3-data-clk-statesgpio14gpio15gpio16xqup03s#qup-spi3-cs-statesgpio17xgpios$qup-i2c4-data-clk-statesgpio16gpio17xqup04´s%qup-spi4-data-clk-statesgpio16gpio17gpio14xqup04s&qup-spi4-cs-statesgpio15xgpios'qup-i2c5-data-clk-statesgpio130gpio131xqup05´s(qup-spi5-data-clk-statesgpio130gpio131gpio132xqup05s)qup-spi5-cs-statesgpio133xgpios*qup-i2c6-data-clk-statesgpio132gpio133xqup06´s+qup-spi6-data-clk-statesgpio132gpio133gpio130xqup06s,qup-spi6-cs-statesgpio131xgpios-qup-uart7-rx-statesgpio135xqup07s/qup-uart7-tx-statesgpio134xqup07s.qup-uart8-default-statesgpio18gpio19gpio20gpio21xqup10s0qup-i2c9-data-clk-statesgpio22gpio23xqup11´s1qup-spi9-data-clk-statesgpio22gpio23gpio24xqup11s2qup-spi9-cs-statesgpio25xgpios3qup-i2c10-data-clk-statesgpio24gpio25xqup12´s4qup-spi10-data-clk-statesgpio24gpio25gpio22xqup12s5qup-spi10-cs-statesgpio23xgpios6qup-i2c11-data-clk-statesgpio26gpio27xqup13´s7qup-spi11-data-clk-statesgpio26gpio27gpio28xqup13s8qup-spi11-cs-statesgpio29xgpios9qup-i2c12-data-clk-statesgpio28gpio29xqup14´s:qup-spi12-data-clk-statesgpio28gpio29gpio26xqup14s;qup-spi12-cs-statesgpio27xgpios<qup-i2c13-data-clk-statesgpio30gpio31xqup15´s=qup-spi13-data-clk-statesgpio30gpio31gpio32xqup15s?qup-spi13-cs-statesgpio33xgpios@qup-uart13-default-statesgpio30gpio31gpio32gpio33xqup15s>qup-i2c14-data-clk-statesgpio34gpio35xqup16´sAqup-spi14-data-clk-statesgpio34gpio35gpio36xqup16sBqup-spi14-cs-statesgpio37gpio38xgpiosCqup-i2c15-data-clk-statesgpio40gpio41xqup17´sDqup-spi15-data-clk-statesgpio40gpio41gpio30xqup17sEqup-spi15-cs-statesgpio31xgpiosFsdc-on-stateclk-pins ssdc1_clkcmd-pins ssdc1_cmd ´data-pins ssdc1_data ´rclk-pins ssdc1_rclksdc-off-stateclk-pins ssdc1_clkcmd-pins ssdc1_cmd´data-pins ssdc1_data´rclk-pins ssdc1_rclksram@14680000$2qcom,qdu1000-imemsysconsimple-mfd‡h¾h pil-reloc@94c2qcom,pil-reloc-info‡ LÈiommu@1500000002qcom,qdu1000-smmu-500qcom,smmu-500arm,mmu-500‡¬¹LŒAªI^_`Ÿ abcdefghijklmnopqrstuvµ¶·¸¹º»¼½¾¿À;<=>?@A«sinterrupt-controller@17200000 2arm,gic-v3 ‡ & Œ RcÌãstimer@174200002arm,armv7-timer-mem‡B ¾ frame@17421000‡BB Œøframe@17423000‡B0 Œ ø Idisabledframe@17425000‡BPB` Œ ø Idisabledframe@17427000‡Bp Œ ø Idisabledframe@17429000‡B Œ ø Idisabledframe@1742b000‡B° Œ ø Idisabledframe@1742d000‡BÐ Œø Idisabledrsc@17a000002qcom,rpmh-rsc0‡ ¡¢vdrv-0drv-1drv-2$Œ  ! "apps_rsc bcm-voter2qcom,bcm-votersclock-controller2qcom,qdu1000-rpmh-clk‹Wxofspower-controller2qcom,qdu1000-rpmhpd——XsJopp-table2operating-points-v2sXopp11opp210opp31@opp41€opp51Àopp61sLopp71@opp81Popp91€opp101 regulators2qcom,pm8150-rpmh-regulators;aHYVYdYrY€YŽYœYªY¸YÆYÕZêYü[Z%\?Ysmps2 Vvreg_s2a_0p5eâ}²smps3Vvreg_s3a_1p05e~ð}ÚPsmps4 Vvreg_s4a_1p8ew@}w@s\smps5 Vvreg_s5a_2p0e €}„€s[smps6 Vvreg_s6a_0p9e À}6@sZsmps7 Vvreg_s7a_1p2eO€}O€smps8 Vvreg_s8a_1p3e¡@}¡@ldo1Vvreg_l1a_0p91eÂÀ}åÀ•ldo2 Vvreg_l2a_2p3e-Q}2Z •sOldo3 Vvreg_l3a_1p2e À}9à•sPldo5 Vvreg_l5a_0p8eÂÀ}åÀ•ldo6Vvreg_l6a_0p91e m€}~ð•ldo7 Vvreg_l7a_1p8e-P}„€•ldo8Vvreg_l8a_0p91e ŒÀ}H•sMldo9Vvreg_l9a_0p91eÂÀ}åÀ•ldo10Vvreg_l10a_2p95e)2à}6À•ldo11Vvreg_l11a_0p91e 5}B@•ldo12Vvreg_l12a_1p8eó}ó•ldo14Vvreg_l14a_1p8e-P}Á0•sNldo15Vvreg_l15a_1p8eó}„€•ldo16Vvreg_l16a_1p8e°}ÖЕldo17Vvreg_l17a_3p3e-ÆÀ}6À•ldo18Vvreg_l18a_1p2eÂÀ}åÀ•cpufreq@17d90000,2qcom,qdu1000-cpufreq-epssqcom,cpufreq-epss ‡ÙÙvfreq-domain0freq-domain1‹ xoalternate¬fsinterconnect@191000002qcom,qdu1000-gem-noc‡ €€hxsIsystem-cache-controller@192000002qcom,qdu1000-llcc‡ 0`p °àð lvllcc0_basellcc1_basellcc2_basellcc3_basellcc4_basellcc5_basellcc6_basellcc7_basellcc_broadcast_base Œ ¿]Ëmulti-chan-ddrefuse@221c8000(2qcom,qdu1000-sec-qfpromqcom,sec-qfprom‡"€ multi-chan-ddr@12b‡+Üs]timer2arm,armv8-timer<Œ ÿÿ ÿ ÿ ÿthermal-zonespm8150-thermalád÷^tripstrip0sEpassivetrip1Á8Ehottrip26h Ecriticalaliases$/soc@0/geniqup@9c0000/serial@99c000ppvar-sys-regulator2regulator-fixed Vppvar_syse@@}@@&:s_vph-pwr-regulator2regulator-fixedVvph_pwre8u }8u &:L_sY interrupt-parent#address-cells#size-cellsmodelcompatiblechassis-typestdout-pathclock-frequency#clock-cellsphandledevice_typeregclocksenable-methodpower-domainspower-domain-namesqcom,freq-domainnext-level-cachecache-levelcache-unifiedcpuentry-methodentry-latency-usexit-latency-usmin-residency-usarm,psci-suspend-paramlocal-timer-stopqcom,bcm-voters#interconnect-cellsinterrupts#power-domain-cellsdomain-idle-statesrangesno-maphwlocksdma-ranges#reset-cellsdma-channelsdma-channel-maskiommus#dma-cellsclock-namesinterconnectsinterconnect-namesstatuspinctrl-0pinctrl-names#hwlock-cellsreg-namesinterrupt-namesresetsoperating-points-v2dma-coherentbus-widthqcom,dll-configqcom,ddr-configopp-hzrequired-oppsopp-peak-kBpsopp-avg-kBps#phy-cellsvdda-pll-supplyvdda18-supplyvdda33-supplyreset-namesclock-output-namesvdda-phy-supplyassigned-clocksassigned-clock-ratesinterrupts-extendedsnps,dis_u2_susphy_quirksnps,dis_u3_susphy_quirksnps,dis_enblslpm_quirksnps,dis-u1-entry-quirksnps,dis-u2-entry-quirkphysphy-namesdr_modeqcom,pdc-ranges#interrupt-cellsinterrupt-controllerqcom,eeqcom,channelmode-bootloadermode-recoverydebouncebias-pull-uplinux,codeio-channelsio-channel-names#thermal-sensor-cells#io-channel-cellsqcom,pre-scalinglabelgpio-controllergpio-ranges#gpio-cellswakeup-parentgpio-reserved-rangespinsfunctiondrive-strengthbias-disablebias-pull-down#iommu-cells#global-interrupts#redistributor-regionsredistributor-strideframe-numberqcom,tcs-offsetqcom,drv-idqcom,tcs-configopp-levelqcom,pmic-idvdd-s1-supplyvdd-s2-supplyvdd-s3-supplyvdd-s4-supplyvdd-s5-supplyvdd-s6-supplyvdd-s7-supplyvdd-s8-supplyvdd-s9-supplyvdd-s10-supplyvdd-l1-l8-l11-supplyvdd-l2-l10-supplyvdd-l3-l4-l5-l18-supplyvdd-l6-l9-supplyvdd-l7-l12-l14-l15-supplyvdd-l13-l16-l17-supplyregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-initial-mode#freq-domain-cellsnvmem-cellsnvmem-cell-namesbitspolling-delay-passivethermal-sensorstemperaturehysteresisserial0regulator-always-onregulator-boot-onvin-supply