:8x( @!google,hana-rev7mediatek,mt8173 +7Google Hanawl=laptopaliasesJ/soc/ovl@1400c000O/soc/ovl@1400d000T/soc/rdma@1400e000Z/soc/rdma@1400f000`/soc/rdma@14010000f/soc/wdma@14011000l/soc/wdma@14012000r/soc/color@14013000y/soc/color@14014000/soc/split@14018000/soc/split@14019000/soc/dpi@1401d000/soc/dsi@1401b000/soc/dsi@1401c000/soc/rdma@14001000/soc/rdma@14002000/soc/rsz@14003000/soc/rsz@14004000/soc/rsz@14005000/soc/wdma@14006000/soc/wrot@14007000/soc/wrot@14008000/soc/serial@11002000/soc/serial@11003000/soc/serial@11004000/soc/serial@11005000 /soc/mmc@11230000/soc/mmc@11240000/soc/mmc@11260000opp-table-0operating-points-v2$ opp-507000000,843 xopp-702000000,)׫3 opp-1001000000,; @3opp-1105000000,A@3ehopp-1209000000,H@3opp-1300000000,M|m3 opp-1508000000,YA3opp-1703000000,e3*opp-table-1operating-points-v2$ opp-507000000,843 `opp-702000000,)׫3 :opp-1001000000,; @3%opp-1209000000,H@3@opp-1404000000,SW3]opp-1612000000,`+3opp-1807000000,k3opp-2106000000,}3*cpus+cpu-mapcluster0core0Acore1Acluster1core0Acore1Acpu@0Ecpuarm,cortex-a53QUpscics cpuintermediate  $cpu@1Ecpuarm,cortex-a53QUpscics cpuintermediate  $cpu@100Ecpuarm,cortex-a72QUpscicscpuintermediate   $cpu@101Ecpuarm,cortex-a72QUpscicscpuintermediate   $idle-statespscicpu-sleep-0arm,idle-state -@>$pmu-a53arm,cortex-a53-pmuU `pmu-a72arm,cortex-a72-pmuU  `psci#arm,psci-1.0arm,psci-0.2arm,psci\smcsoscillator0 fixed-clockclk26m$oscillator1 fixed-clock}clk32koscillator2 fixed-clockcpum_ckthermal-zonescpu-thermaltripstrip-point0`Epassivetrip-point1Epassive$cpu-crit0 Ecriticalcooling-mapsmap0 / map1 /reserved-memory+<vpu-dma-mem@b7000000shared-dma-poolQPCM$timerarm,armv8-timer 0U   Tsoc+ simple-bus<clock-controller@10000000mediatek,mt8173-topckgenQ$power-controller@10001000 mediatek,mt8173-infracfgsysconQk$power-controller@10003000mediatek,mt8173-pericfgsysconQ0k$syscon@10005000%mediatek,mt8173-pctl-a-syscfgsysconQP$pinctrl@1000b000mediatek,mt8173-pinctrlQx$U%EC_INT_1V8SD_CD_LALC5514_IRQALC5650_IRQAP_FLASH_WP_LSFINSFCS0SFHOLDSFOUTSFCKWRAP_EVENT_S_EINT10PMU_INTI2S2_WS_ALC5650I2S2_BCK_ALC5650PWR_BTN_1V8DA9212_IRQIDDIGWATCHDOGCECHDMISCKHDMISDHTPLGMSDC3_DAT0MSDC3_DAT1MSDC3_DAT2MSDC3_DAT3MSDC3_CLKMSDC3_CMDUSB_C0_OC_FLAGBUSBA_OC1_LPS8640_1V2_ENABLETHERM_ALERT_NPANEL_LCD_POWER_ENANX7688_CHIP_PD_CEC_IN_RW_1V8ANX7688_1V_EN_CUSB_DP_HPD_CTPM_DAVINT_NMARVELL8897_IRQEN_USB_A0_PWRUSBA_A0_OC_LEN_PP3300_DX_EDPSOC_I2C2_1V8_SDA_400KSOC_I2C2_1V8_SCL_400KSOC_I2C0_1V8_SDA_400KSOC_I2C0_1V8_SCL_400KEMMC_ID1EMMC_ID0MEM_CONFIG3EMMC_ID2MEM_CONFIG1MEM_CONFIG2BRD_ID2MEM_CONFIG0BRD_ID0BRD_ID1EMMC_DAT0EMMC_DAT1EMMC_DAT2EMMC_DAT3EMMC_DAT4EMMC_DAT5EMMC_DAT6EMMC_DAT7EMMC_CLKEMMC_CMDEMMC_RCLKPLT_RST_LLID_OPEN_1V8_LAUDIO_SPI_MISO_RAC_OK_1V8SD_DATA0SD_DATA1SD_DATA2SD_DATA3SD_CLKSD_CMDPWRAP_SPI0_MIPWRAP_SPI0_MOPWRAP_SPI0_CKPWRAP_SPI0_CSNWIFI_PDNRTC32K_1V8DISP_PWM0TOUCHSCREEN_INT_LSRCLKENA0SRCLKENA1PS8640_MODE_CONFTOUCHSCREEN_RESET_RPLATFORM_PROCHOT_LPANEL_POWER_ENREC_MODE_LEC_FW_UPDATE_LACCEL2_INT_LHDMI_DP_INTACCELGYRO3_INT_LACCELGYRO4_INT_LSPI_EC_CLKSPI_EC_MISPI_EC_MOSPI_EC_CSNSOC_I2C3_1V8_SDA_400KSOC_I2C3_1V8_SCL_400KPS8640_SYSRSTN_1V8APIN_MAX98090_DOUT2TP_INT_1V8_L_RRST_USB_HUB_RBT_WAKE_LACCEL1_INT_LTABLET_MODE_LV_UP_IN_L_RV_DOWN_IN_L_RSOC_I2C1_1V8_SDA_1MSOC_I2C1_1V8_SCL_1MPS8640_PDN_1V8MAX98090_LRCLKMAX98090_BCLKMAX98090_MCLKAPOUT_MAX98090_DINAPIN_MAX98090_DOUTSOC_I2C4_1V8_SDA_400KSOC_I2C4_1V8_SCL_400K$xxx$Ppins1i2c0$pins1-.i2c1$*pins1}~da9211_pinsi2c2$+pins1+,i2c3$0pins1jki2c4pins1i2c6$3pins1deaud_i2s2$cpins1  bl_fixed_pins$[pins1 bt_wake_pinspins1wdisp_pwm0_pins$Npins1Wgpio_keys_pins$\volume_pins{|tablet_mode_pinsyhdmi_mux_pinspins1$pins2b'mmc0default$5pins_cmd_dat$9:;<=>?@Bpins_clkApins_rstDmmc1default$9pins_cmd_datIJKLN3fpins_clkM3pins_insertpins_wp*mmc3default$=pins_dat3fpins_cmd3fpins_clk3mmc0$6pins_cmd_dat$9:;<=>?@B3epins_clkA3epins_dsC3 epins_rstDmmc1$:pins_cmd_datIJKLN3fpins_clkM3fmmc3$>pins_dat3fpins_cmd3fpins_clk3fnor$/pins1 3pins23pins_clk 3panel_backlight_en_pins$Zpins1_panel_fixed_pins$]pins1)ps8640_pins$"pins1 \sps8640_fixed_pins$^pins1rt5650_irq$!pins1sdio_fixed_3v3_pins$_pins1Uspi1$,pins1pins_spifghitrackpad_irq$1pins1uusb$Epins1e'wifi_wake_pinspins1&syscon@10006000)mediatek,mt8173-scpsyssysconsimple-mfdQ`power-controller!mediatek,mt8173-power-controller+B$4power-domain@0QUmmBpower-domain@1QUXmmvencBpower-domain@2QUmmBpower-domain@3QUmmBVpower-domain@4QUi mmvencltBpower-domain@5QBpower-domain@6QBpower-domain@7Qmfg+Bhpower-domain@8Q+Bpower-domain@9Q BVwatchdog@10007000(mediatek,mt8173-wdtmediatek,mt6589-wdtQp vdisabledtimer@10008000,mediatek,mt8173-timermediatek,mt6577-timerQ U xpwrap@1000d000mediatek,mt8173-pwrapQ}pwrap Upwrap   spiwrappmicmediatek,mt6397+  mt6397clockmediatek,mt6397-clkpinctrlmediatek,mt6397-pinctrlmt6397regulatormediatek,mt6397-regulatorbuck_vpca15 buck_vpca15vpca15 `p0+$ buck_vpca7 buck_vpca7vpca7 `p0Csbuck_vsramca15buck_vsramca15 vsramca15 `p0buck_vsramca7buck_vsramca7 vsramca7 `p0$ buck_vcore buck_vcorevcore `p0buck_vgpu buck_vgpuvgpu `p0Csbuck_vdrm buck_vdrmvdrmO\0buck_vio18 buck_vio18vio18 6`0$8ldo_vtcxo ldo_vtcxovtcxoldo_va28 ldo_va28va28ldo_vcama ldo_vcamavcamaw@w@C$ ldo_vio28 ldo_vio28vio28ldo_vusb ldo_vusbvusb$Dldo_vmcldo_vmcvmcw@2ZC$<ldo_vmch ldo_vmchvmch-2ZC$;ldo_vemc3v3 ldo_vemc3v3 vemc_3v3-2ZC$7ldo_vgp1 ldo_vgp1vcamdw@w@C$ldo_vgp2 ldo_vgp2vcamio2Z2ZC$$ldo_vgp3 ldo_vgp3vcamafw@w@C$@ldo_vgp4 ldo_vgp4vgp4O2ZCldo_vgp5 ldo_vgp5vgp5O-Cldo_vgp6 ldo_vgp6vgp62Z2ZC$2ldo_vibr ldo_vibrvibr 2ZCmt6397rtcmediatek,mt6397-rtccec@10013000mediatek,mt8173-cecQ0 U vokayvpu@10020000mediatek,mt8173-vpu Q }tcmcfg_reg Ugmain_$Iintpol-controller@10200620.mediatek,mt8173-sysirqmediatek,mt6577-sysirq Q  $iommu@10205000mediatek,mt8173-m4uQ P UbclkVm|$Hefuse@10206000mediatek,mt8173-efuseQ `+socinfo-data1@40Q@socinfo-data2@44QDcalib@528Q( $.clock-controller@10209000mediatek,mt8173-apmixedsysQ $hdmi-phy@10209100mediatek,mt8173-hdmi-phyQ $pll_refhdmitx_dig_cts vokay$Qmailbox@10212000mediatek,mt8173-gceQ!  Ugce$Fdsi-phy@10215000mediatek,mt8173-mipi-txQ!P mipi_tx0_pllvokay$Jdsi-phy@10216000mediatek,mt8173-mipi-txQ!` mipi_tx1_pll vdisabled$Linterrupt-controller@10221000 arm,gic-400 @Q"" "@ "`  U $auxadc@11001000mediatek,mt8173-auxadcQmain$-serial@11002000*mediatek,mt8173-uartmediatek,mt6577-uartQ  US$ baudbusvokayserial@11003000*mediatek,mt8173-uartmediatek,mt6577-uartQ0 UT% baudbus vdisabledserial@11004000*mediatek,mt8173-uartmediatek,mt6577-uartQ@ UU& baudbus vdisabledserial@11005000*mediatek,mt8173-uartmediatek,mt6577-uartQP UV' baudbus vdisabledi2c@11007000mediatek,mt8173-i2c Qpp UL  maindmadefault+vokay @audio-codec@1arealtek,rt5650Q  default!6$`edp-bridge@8parade,ps8640Q F Vsdefault"b#o$ports+port@0Qendpoint|%$Kport@1Qendpoint|&$)aux-buspanel edp-panel'(portendpoint|)$&i2c@11008000mediatek,mt8173-i2c Qp UM  maindmadefault*+vokay`da9211@68 dlg,da9211Qh regulatorsBUCKAVBUCKA `0C#'+$ BUCKBVBUCKB `0-'$i2c@11009000mediatek,mt8173-i2c Qp UN  maindmadefault++vokaytpm@20infineon,slb9645ttQ spi@1100a000mediatek,mt8173-spi+Q Un4\parent-clksel-clkspi-clkvokaydefault,ec@0google,cros-ec-spiQ ,i2c-tunnel0google,cros-ec-i2c-tunnel:+sbs-battery@bsbs,sbs-batteryQ L`keyboard-controllergoogle,cros-ec-keybu D;<=>?@A B CD}0Y1 d"#(  \V |})   + ^a !%$' & + ,./-32*5 4 9    8 l j6  g ithermal@1100b000mediatek,mt8173-thermalQ UF thermauxadc-.calibration-data # $spi@1100d000mediatek,mt8173-norQ0\@!r spisfaxi+vokaydefault/flash@0jedec,spi-norQi2c@11010000mediatek,mt8173-i2c Qp UO  maindmadefault0+vokaytouchscreen@10elan,ekth3500Q Xtouchscreen@34melfas,mip4_tsQ4 Xtouchscreen@20 hid-over-i2cQ W  Xtouchscreen@40 hid-over-i2cQ@W UXi2c@11011000mediatek,mt8173-i2c Qp UP  maindmadefault1+vokaytrackpad@15elan,ekth3000 uQf2,trackpad@2c hid-over-i2c uQ,W ,i2c@11012000mediatek,mt8173-hdmi-ddc UQQ ddc-i2c$di2c@11013000mediatek,mt8173-i2c Q0p UR#  maindmadefault3+ vdisabledaudio-controller@11220000mediatek,mt8173-afe-pcmQ" Uq4Pdeybinfra_sys_audio_clktop_pdn_audiotop_pdn_aud_intbusbck0bck1i2s0_mi2s1_mi2s2_mi2s3_mi2s3_b0mn@$bmmc@11230000mediatek,mt8173-mmcQ# UG_ sourcehclkvokaydefaultstate_uhs56 @   @7 L80`@& Ymmc@11240000mediatek,mt8173-mmcQ$ UHR sourcehclkvokaydefaultstate_uhs9:  g x   @; L< *mmc@11250000mediatek,mt8173-mmcQ% UIR sourcehclk vdisabledmmc@11260000mediatek,mt8173-mmcQ& UJu sourcehclkvokaydefaultstate_uhs=>  g x  ,  @? L@ Y +btmrvl@2marvell,sd8897-btQ w  dmwifiex@1marvell,sd8897Q & usb@11271000#mediatek,mt8173-mtu3mediatek,mtu3 Q'0( }macippc U@ ABCq4 ^sys_ckref_ck +<vokay host, (Dusb@11270000'mediatek,mt8173-xhcimediatek,mtk-xhciQ'}mac Usq4 ^sys_ckref_ckvokaydefaultE (Dt-phy@11290000mediatek,mt8173-u3phyQ)+<vokayusb-phy@11290800Q)refvokay$Ausb-phy@11290900Q) refvokay$Busb-phy@11291000Q)refvokay$Csyscon@14000000mediatek,mt8173-mmsyssysconQq40U 6ׄk KFF RF$Grdma@14001000-mediatek,mt8173-mdp-rdmamediatek,mt8173-mdpQGGq4 jH qIrdma@14002000mediatek,mt8173-mdp-rdmaQ GGq4 jHrsz@14003000mediatek,mt8173-mdp-rszQ0Gq4rsz@14004000mediatek,mt8173-mdp-rszQ@Gq4rsz@14005000mediatek,mt8173-mdp-rszQPGq4wdma@14006000mediatek,mt8173-mdp-wdmaQ`G q4 jHwrot@14007000mediatek,mt8173-mdp-wrotQpG q4 jHwrot@14008000mediatek,mt8173-mdp-wrotQG q4 jHovl@1400c000mediatek,mt8173-disp-ovlQ Uq4G jH RFovl@1400d000mediatek,mt8173-disp-ovlQ Uq4G jH RFrdma@1400e000mediatek,mt8173-disp-rdmaQ Uq4G jH RFrdma@1400f000mediatek,mt8173-disp-rdmaQ Uq4G jH RFrdma@14010000mediatek,mt8173-disp-rdmaQ Uq4G jH RFwdma@14011000mediatek,mt8173-disp-wdmaQ Uq4G jH RFwdma@14012000mediatek,mt8173-disp-wdmaQ  Uq4G jH RF color@14013000mediatek,mt8173-disp-colorQ0 Uq4G RF0color@14014000mediatek,mt8173-disp-colorQ@ Uq4G RF@aal@14015000mediatek,mt8173-disp-aalQP Uq4G RFPgamma@14016000mediatek,mt8173-disp-gammaQ` Uq4G RF`merge@14017000mediatek,mt8173-disp-mergeQpq4Gsplit@14018000mediatek,mt8173-disp-splitQq4Gsplit@14019000mediatek,mt8173-disp-splitQq4Gufoe@1401a000mediatek,mt8173-disp-ufoeQ Uq4G RFdsi@1401b000mediatek,mt8173-dsiQ Uq4G$G%JenginedigitalhsG J ~dphyvokayportsportendpoint|K$%dsi@1401c000mediatek,mt8173-dsiQ Uq4G&G'Lenginedigitalhs L ~dphy vdisableddpi@1401d000mediatek,mt8173-dpiQ Uq4G(G)pixelenginepllvokayportendpoint|M$Rpwm@1401e0002mediatek,mt8173-disp-pwmmediatek,mt6595-disp-pwmQ G!G mainmmvokaydefaultN$Xpwm@1401f0002mediatek,mt8173-disp-pwmmediatek,mt6595-disp-pwmQ G#G"mainmm vdisabledmutex@14020000mediatek,mt8173-disp-mutexQ Uq4G RF 56larb@14021000mediatek,mt8173-smi-larbQ Oq4GGapbsmi$smi@14022000mediatek,mt8173-smi-commonQ q4GGapbsmi$Ood@14023000mediatek,mt8173-disp-odQ0G RF0hdmi@14025000mediatek,mt8173-hdmiQP U G,G-G.G/pixelpllbclkspdifdefaultP Q ~hdmi G 0s@Qvokay$aports+port@0Qendpoint|R$Mport@1Qendpoint|S$elarb@14027000mediatek,mt8173-smi-larbQp Oq4G2G2apbsmi$clock-controller@15000000mediatek,mt8173-imgsyssysconQ$Tlarb@15001000mediatek,mt8173-smi-larbQ Oq4TTapbsmi$clock-controller@16000000mediatek,mt8173-vdecsyssysconQ$Uvcodec@16020000mediatek,mt8173-vcodec-decQ 0@Phpx(}miscldtopcmadavpphwdhwqhwbhwg U@ jH H!H%H&H'H"H#H$ qI Uq4@ >lWMiNZvcodecpllunivpll_d2clk_cci400_selvdec_selvdecpllvencpllvenc_lt_selvdec_bus_clk_src(0ilW @N>M 6XU/larb@16010000mediatek,mt8173-smi-larbQ Oq4UUapbsmi$clock-controller@18000000mediatek,mt8173-vencsyssysconQ$Vlarb@18001000mediatek,mt8173-smi-larbQ Oq4VVapbsmi$vcodec@18002000mediatek,mt8173-vcodec-encQ  UX jH`HaHbHcHdHiHjHkHlHmHn qIX venc_sel0X@Mq4jpegdec@18004000mediatek,mt8173-jpgdecQ@ UVVjpgdec-smijpgdecq4 jHgHhclock-controller@19000000!mediatek,mt8173-vencltsyssysconQ$Wlarb@19001000mediatek,mt8173-smi-larbQ Oq4WWapbsmi$vcodec@19002000mediatek,mt8173-vcodec-enc-vp8Q  UH jHHHHHHHHH qIi venc_lt_sel0i@Nq4memory@40000000EmemoryQ@backlightpwm-backlight XB@Y _defaultZvokay$(fixedregulator2regulator-fixed bl_fixedw@w@    default[$Ychosen serial0:115200n8gpio-keys gpio-keysdefault\switch-lid !Lid PE ' 2,switch-power !Power P 't C,regulator1regulator-fixed PANEL_3V32Z2Z  U g  )default]$'regulator2regulator-fixed PS8640_1V2OOC  U default^$#fixedregulator0regulator-fixed3V32Z2Z Udefault_$?soundmediatek,mt8173-rt5650 w`a bdefaultc codec-capture `connectorhdmi-connector !hdmiEa dportendpoint|e$Swatchdog arm,smc-wdt compatibleinterrupt-parent#address-cells#size-cellsmodelchassis-typeovl0ovl1rdma0rdma1rdma2wdma0wdma1color0color1split0split1dpi0dsi0dsi1mdp-rdma0mdp-rdma1mdp-rsz0mdp-rsz1mdp-rsz2mdp-wdma0mdp-wrot0mdp-wrot1serial0serial1serial2serial3mmc0mmc1mmc2opp-sharedphandleopp-hzopp-microvoltcpudevice_typeregenable-methodcpu-idle-states#cooling-cellsdynamic-power-coefficientclocksclock-namesoperating-points-v2capacity-dmips-mhzproc-supplysram-supplyentry-methodlocal-timer-stopentry-latency-usexit-latency-usmin-residency-usarm,psci-suspend-paraminterruptsinterrupt-affinitycpu_suspendcpu_offcpu_on#clock-cellsclock-frequencyclock-output-namespolling-delay-passivepolling-delaythermal-sensorssustainable-powertemperaturehysteresistripcooling-devicecontributionrangesalignmentno-maparm,no-tick-in-suspend#reset-cellsmediatek,pctl-regmapgpio-controller#gpio-cellsinterrupt-controller#interrupt-cellsgpio-line-namespinmuxinput-enablebias-pull-downbias-disablebias-pull-upoutput-lowoutput-highdrive-strength#power-domain-cellsmediatek,infracfgdomain-supplystatusreg-namesresetsreset-namesinterrupts-extendedregulator-compatibleregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-ramp-delayregulator-always-onregulator-allowed-modesregulator-enable-ramp-delaymemory-regionmediatek,larbs#iommu-cellsmediatek,ibiasmediatek,ibias_up#phy-cells#mbox-cells#io-channel-cellsclock-divpinctrl-namespinctrl-0avdd-supplycpvdd-supply#sound-dai-cellsrealtek,dmic1-data-pinrealtek,jd-modepowerdown-gpiosreset-gpiosvdd12-supplyvdd33-supplyremote-endpointpower-supplybacklightregulator-min-microampregulator-max-microamppowered-while-suspendedmediatek,pad-selectspi-max-frequencygoogle,cros-ec-spi-msg-delaywakeup-sourcegoogle,remote-bussbs,i2c-retry-countsbs,poll-retry-countkeypad,num-rowskeypad,num-columnsgoogle,needs-ghost-filterlinux,keymap#thermal-sensor-cellsmediatek,auxadcmediatek,apmixedsysnvmem-cellsnvmem-cell-namesbank0-supplybank1-supplyassigned-clocksassigned-clock-parentshid-descr-addrvcc-supplypower-domainspinctrl-1bus-widthcap-mmc-highspeedmmc-hs200-1_8vmmc-hs400-1_8vcap-mmc-hw-reseths400-ds-delaymediatek,hs200-cmd-int-delaymediatek,hs400-cmd-int-delaymediatek,hs400-cmd-resp-sel-risingvmmc-supplyvqmmc-supplynon-removablecap-sd-highspeedsd-uhs-sdr50sd-uhs-sdr104cd-gpioswp-gpioskeep-power-in-suspendcap-sdio-irqcap-power-off-cardmarvell,wakeup-pinmarvell,wakeup-gap-msphysmediatek,syscon-wakeupdr_modevusb33-supplyassigned-clock-ratesmboxesmediatek,gce-client-regiommusmediatek,vpuphy-names#pwm-cellsmediatek,gce-eventsmediatek,smimediatek,syscon-hdmimediatek,vdecsyspwmsenable-gpiosstartup-delay-usenable-active-highgpiostdout-pathlabellinux,codelinux,input-typedebounce-intervalregulator-boot-onoff-on-delay-usmediatek,audio-codecmediatek,platformmediatek,mclksound-daiddc-i2c-bus