8(|4mediatek,mt8390-evkmediatek,mt8390mediatek,mt8188 +7MediaTek Genio-700 EVKcpus+cpu@0=cpuarm,cortex-a55IMpsci[w5k~@@cpu@100=cpuarm,cortex-a55IMpsci[w5k~@@ cpu@200=cpuarm,cortex-a55IMpsci[w5k~@@ cpu@300=cpuarm,cortex-a55IMpsci[w5k~@@ cpu@400=cpuarm,cortex-a55IMpsci[w5k~@@ cpu@500=cpuarm,cortex-a55IMpsci[w5k~@@ cpu@600=cpuarm,cortex-a78IMpsci[k~@@cpu@700=cpuarm,cortex-a78IMpsci[k~@@cpu-mapcluster0core0core1 core2 core3 core4 core5 core6core7idle-statespscicpu-off-larm,idle-state6G2X_hDcpu-off-barm,idle-state6G-Xhcluster-off-larm,idle-state6G7XhHcluster-off-barm,idle-state6G2Xhl2-cache0cachey@l2-cache1cachey@l3-cachecachey @oscillator-13m fixed-clock[]@clk13m%oscillator-26m fixed-clock[clk26m'oscillator-32k fixed-clock[clk32kopp-table-gpuoperating-points-v2Kopp-390000000>opp-431000000opp-4730000001h@ 'opp-515000000F Xopp-556000000!# hopp-598000000# <opp-640000000&% opp-670000000'c opp-700000000)' Lopp-730000000+ }opp-760000000-L `opp-790000000/q 4opp-8350000001 (ropp-8800000004s qopp-9150000006 Xopp-915000000-56 0opp-915000000-66 qpopp-9500000008ـ 5opp-950000000-58ـ X0opp-950000000-68ـ qppmu-a55arm,cortex-a55-pmu pmu-a78arm,cortex-a78-pmu psci arm,psci-1.0Tsmctimerarm,armv8-timer @   []@soc+ simple-businterrupt-controller@c000000 arm,gic-v3  I    ppi-partitionsinterrupt-partition-03 interrupt-partition-13syscon@10000000 mediatek,mt8188-topckgensysconIsyscon@10001000#mediatek,mt8188-infracfg-aosysconIsyscon@10003000mediatek,mt8188-pericfgsysconI0.pinctrl@10005000mediatek,mt8188-pinctrl`IP0pinsn<;ui2c3-pins?pinsn>=ui2c4-pinsDpinsn@?ui2c5-pinsHpinsnBAui2c6-pinsIpinsnDCugpio-key-pinspins n*+,mmc0-default-pins1pins-clknfpins-cmd-dat$nuepins-rstnuemmc0-uhs-pins2pins-clknfpins-cmd-dat$nuepins-dsnfpins-rstnuemmc1-default-pins5pins-clknfpins-cmd-datnuepins-insertnummc1-uhs-pins6pins-clknfpins-cmd-datnuemmc2-default-pinspins-clknfpins-cmd-datnuepins-pcmn{mmc2-uhs-pinspins-clknfpins-cmd-datnuemmc2-eint-pinspins-dat1nuemmc2-dat1-pinspins-dat1nuepanel-default-pinspins-dcdcn-pins-ennopins-rstnrt1715-int-pinsEpins_cmd0_datn uspi0-pinspins-spinEFGHspi1-pinspins-spinKLMNspi2-pins+pins-spinOPQRtouch-pins=pins-irqnpins-resetnuart0-pins(pinsn uuart1-pins)pinsn!"uuart2-pins*pinsn#$uusb-default-pinspins-iddignSupins-validnUpins-vbusnTusb1-default-pinspins-validnXpins-usb-hub-3v3-ennpwifi-pwrseq-pinspins-wifi-enablensyscon@10006000)mediatek,mt8188-scpsyssysconsimple-mfdI`power-controller!mediatek,mt8188-power-controller+Lpower-domain@0I+power-domain@1I mfgalt+power-domain@2Ipower-domain@3Ipower-domain@4Ipower-domain@15I  34=   topcamccuimgvencvdecwpecfgckcfgxoss-sram-cmnss-sram-v0l0ss-sram-v0l1ss-sram-ve0ss-sram-ve1ss-sram-ifass-sram-camss-sram-v1l5ss-sram-v1l6ss-sram-rdrss-iommuss-imgcamss-emiss-subcmn-rdrss-rsiss-cmn-l4ss-vdec1ss-wpess-cvdo-ve1+power-domain@16IH Acfgckcfgxoss-galsss-cmnss-emiss-iommuss-larbss-rsiss-bus+power-domain@20I0 8cfgckcfgxoss-vpp1-g5ss-vpp1-g6ss-vpp1-l5ss-vpp1-l6power-domain@23I ss-vdecpower-domain@22I ss-vdecpower-domain@29I   camccubuscfgck+power-domain@30I( 6ss-cam-l13ss-cam-l14ss-cam-mm0ss-cam-mm1ss-camsys+power-domain@32I  $ss-camb-subss-camb-rawss-camb-yuvpower-domain@31I $ss-cama-subss-cama-rawss-cama-yuvpower-domain@17I(   &cfgckcfgxoss-larb2ss-larb3ss-gals+power-domain@9I  @? bushdcppower-domain@18Ipower-domain@19Ipower-domain@24I  !!!!0ss-ve1-larbss-ve1-coress-ve1-galsss-ve1-srampower-domain@21I ""ss-wpe-l7ss-wpe-l7pcepower-domain@5I # ss-pextp-fmempower-domain@7I 01seninf0seninf1power-domain@6Ipower-domain@10I  ED busmain+power-domain@11I +power-domain@14I Fasmpower-domain@13I  S$a1sysintbusadspckpower-domain@12I power-domain@8I #  ethermacwatchdog@10007000mediatek,mt8188-wdtIp0Hsyscon@1000c000"mediatek,mt8188-apmixedsyssysconIFtimer@10017000,mediatek,mt8188-timermediatek,mt6765-timerIp  %pwrap@100240003mediatek,mt8188-pwrapmediatek,mt8195-pwrapsysconI@ [i2c@11282000mediatek,mt8188-i2c I( " 97 maindma+3okayDdefault:?[clock-controller@11283000mediatek,mt8188-imp-iic-wrap-cI(09usb@112a0000'mediatek,mt8188-xhcimediatek,mtk-xhci I**>