px8f( fOrenesas,smarc2-evkrenesas,rzg3e-smarcmrenesas,r9a09g047e57renesas,r9a09g047 2&Renesas SMARC EVK version 2 based on r9a09g047e57osc25250-clkIO9n6, fixed-clock1p5vIR<f`N` ?camera_vdddregulator-fixed2p8vIQ<f*N* ?camera_vddaregulator-fixed1p8vIP<fw@Nw@ ?camera_vdddoedregulator-fixedaudio-clk fixed-clock,9lIopp-table-0operating-points-v2Iopp-1700000000QeSX fopp-850000000Q2X 5fopp-425000000QT@X 5fopp-212500000Q ~ X 5fwcpus cpu@0arm,cortex-a55cpupsci I&cpu@100arm,cortex-a55cpupsci I'cpu@200arm,cortex-a55cpupsci I(cpu@300arm,cortex-a55cpupsci I)cache-controller-0cacheIopp-table-1operating-points-v2Iopp-630000000Q% X 5opp-315000000QƄX 5opp-157500000Q cB`X 5opp-78750000Q0X 5opp-19687500Q,hLX 5psciarm,psci-1.0arm,psci-0.2smcqextal-clk fixed-clock,9n6I rtxin-clk fixed-clock,9Isoc simple-bus I*interrupt-controller@10400000renesas,r9a09g047-icu@  0       ;nmiport_irq0port_irq1port_irq2port_irq3port_irq4port_irq5port_irq6port_irq7port_irq8port_irq9port_irq10port_irq11port_irq12port_irq13port_irq14port_irq15tint0tint1tint2tint3tint4tint5tint6tint7tint8tint9tint10tint11tint12tint13tint14tint15tint16tint17tint18tint19tint20tint21tint22tint23tint24tint25tint26tint27tint28tint29tint30tint31int-ca55-0int-ca55-1int-ca55-2int-ca55-3icu-error-ca55gpt-u0-gtciadagpt-u0-gtciadbgpt-u1-gtciadagpt-u1-gtciadb KY6Ipinctrl@10410000renesas,r9a09g047-pinctrlA `p| KYIeth0IclkYctrl8QPba`_^XR]\[ZSeth1I"clkqctrl8ihzyxwvpjutsrki2cIrtc-irqPS1Isd0-emmcIsd0-ctrlSD0CLKSD0CMDsd0-data@SD0DAT0SD0DAT1SD0DAT2SD0DAT3SD0DAT4SD0DAT5SD0DAT6SD0DAT7sd0-rstSD0RSTNsd0-usdI+sd0-cd(sd0-ctrlSD0CLKSD0CMDsd0-data SD0DAT0SD0DAT1SD0DAT2SD0DAT3sd0-iovsSD0IOVSsd0-pwenSD0PWENsd2Isd2-cdsd2-ctrlsd2-datasd2-iovssd2-pwenxspi0I canfdI can1I,can4*+I-i2c0lmInmiI%scifSCIF_TXDSCIF_RXDI sd1-pwr-en-hog sd1_pwr_ensd1Isd1-cd sd1-ctrlsd1-dataclock-controller@10420000renesas,r9a09g047-cpgB  audio_extalrtxinqextal,Isystem-controller@10430000renesas,r9a09g047-sysC Y0I.spi@11030000renesas,r9a09g047-xspi   regsdirmap0;pulseerr_pulse0 ahbaxispispix2Y$hresetnaresetnK 0okay7 AdefaultI/flash@0jedec,spi-norO Zi{partitionsfixed-partitions partition@0bl2partition@60000fipzpartition@800000userserial@11c01400.renesas,scif-r9a09g047renesas,scif-r9a09g057l02;erirxitxibridriteitei-drirxi-edgetxi-edge fckKY0okay7 AdefaultI0can@12440000renesas,r9a09g047-canfdD0;g_errg_reccch0_errch0_recch0_trxch1_errch1_recch1_trxch2_errch2_recch2_trxch3_errch3_recch3_trxch4_errch4_recch4_trxch5_errch5_recch5_trx$fckram_clkcan_clk ĴY$rstp_nrstc_nK0okay7 AdefaultI1channel0 0disabledchannel10okaychannel2 0disabledchannel3 0disabledchannel40okaychannel5 0disabledwatchdog@14400000,renesas,r9a09g047-wdtrenesas,r9a09g057-wdt@MN pclkoscclkYvK0okayI2watchdog@13000000,renesas,r9a09g047-wdtrenesas,r9a09g057-wdtOP pclkoscclkYwK 0disabledI3watchdog@13000400,renesas,r9a09g047-wdtrenesas,r9a09g057-wdtQR pclkoscclkYxK 0disabledI4i2c@14400400.renesas,riic-r9a09g047renesas,riic-r9a09g057@`0 ;teiritispistinakialitmoi YK 0okay97AdefaultI5camera@3c |o on cR WQ JP9n6O< ovti,ov5645portendpointINS ? 3i2c@14400800.renesas,riic-r9a09g047renesas,riic-r9a09g057@`0 ;teiritispistinakialitmoi YK  0disabledI6i2c@14400c00.renesas,riic-r9a09g047renesas,riic-r9a09g057@ `0 ;teiritispistinakialitmoi YK 0okay7Adefault9I7pmic@12renesas,raa215300o mainrtcxin7Adefault I8i2c@14401000.renesas,riic-r9a09g047renesas,riic-r9a09g057@`0 ;teiritispistinakialitmoi YK  0disabledI9i2c@14401400.renesas,riic-r9a09g047renesas,riic-r9a09g057@`0 ;teiritispistinakialitmoi YK  0disabledI:i2c@14401800.renesas,riic-r9a09g047renesas,riic-r9a09g057@`0 ;teiritispistinakialitmoi YK  0disabledI;i2c@14401c00.renesas,riic-r9a09g047renesas,riic-r9a09g057@`0 ;teiritispistinakialitmoi YK  0disabledI<i2c@14402000.renesas,riic-r9a09g047renesas,riic-r9a09g057@ `0  ;teiritispistinakialitmoi YK  0disabledI=i2c@11c01000.renesas,riic-r9a09g047renesas,riic-r9a09g057`0   ;teiritispistinakialitmoi YK  0disabledI>gpu@14850000(renesas,r9a09g047-maliarm,mali-bifrost00tusv;jobmmugpuevent$gpubusbus_aceKY$rstaxi_rstace_rst0okayI?interrupt-controller@14900000 arm,gic-v3    0 Immc@15c00000.renesas,sdhi-r9a09g047renesas,sdhi-r9a09g05700coreclkhcdaclkYK0okay7Adefaultstate_uhs  (I@vqmmc-regulator ?SDHI0-VQMMCNw@f2Z 0disabledIAmmc@15c10000.renesas,sdhi-r9a09g047renesas,sdhi-r9a09g05700coreclkhcdaclkYK0okay~7Adefaultstate_uhsIBvqmmc-regulator ?SDHI1-VQMMCNw@f2Z 0disabledICmmc@15c20000.renesas,sdhi-r9a09g047renesas,sdhi-r9a09g05700coreclkhcdaclkYK0okay7Adefaultstate_uhs~IDvqmmc-regulator ?SDHI2-VQMMCNw@f2Z0okayIethernet@15c30000<renesas,r9a09g047-gbethrenesas,rzv2h-gbethsnps,dwmac-5.20T +stmmacethpclkptp_reftxrxtx-180rx-1800t;macirqeth_wake_irqeth_lpirx-queue-0rx-queue-1rx-queue-2rx-queue-3tx-queue-0tx-queue-1tx-queue-2tx-queue-3YK   '7J] h 0okays ~rgmii-id7AdefaultIEmdiosnps,dwmac-mdio IFethernet-phy@74ethernet-phy-id0022.1640ethernet-phy-ieee802.3-c22 xx *Irx-queues-config9OIqueue0`squeue1`squeue2`squeue3`stx-queues-configIqueue0`squeue1`squeue2`squeue3`sethernet@15c40000<renesas,r9a09g047-gbethrenesas,rzv2h-gbethsnps,dwmac-5.20T +stmmacethpclkptp_reftxrxtx-180rx-1800  t;macirqeth_wake_irqeth_lpirx-queue-0rx-queue-1rx-queue-2rx-queue-3tx-queue-0tx-queue-1tx-queue-2tx-queue-3YK   '7J ] h 0okays! ~rgmii-id7"AdefaultIGmdiosnps,dwmac-mdio IHethernet-phy@74ethernet-phy-id0022.1640ethernet-phy-ieee802.3-c22 xx *I!rx-queues-config9OIqueue0`squeue1`squeue2`squeue3`stx-queues-configI queue0`squeue1`squeue2`squeue3`svideo@16000000renesas,r9a09g047-cru$videoapbaxi<0FGHIJ?;image_convaxi_mst_errvd_addr_wendsd_addr_wendvsd_addr_wendY$presetnaresetnK0okayledIIports port@1 endpoint@0#I$csi2@16000400.renesas,r9a09g047-csi2renesas,r9a09g057-csi2  0E videoapbY$presetncmn-rstbK0okayledIJports port@0endpointISN ? 3port@1 endpoint@0$I#stmmac-axi-configItimerarm,armv8-timerP    %;sec-physphysvirthyp-physhyp-virtaliases/soc/ethernet@15c30000/soc/ethernet@15c40000 /soc/i2c@14400c00/soc/mmc@15c00000/soc/mmc@15c20000/soc/i2c@14400400/soc/serial@11c01400%/soc/mmc@15c10000memory@48000000memoryHregulator-1p8vregulator-fixed ?fixed-1.8VNw@fw@*<I regulator-3p3vregulator-fixed ?fixed-3.3VN2Zf2Z*<Iregulator-vdd0p8v-othersregulator-fixed ?fixed-0.8VN 5f 5*<Ix3-clock fixed-clock,9IchosenPignore_loglevelYserial3:115200n8can-phy0 ti,tcan1042epz 0disabledIKcan-phy1 ti,tcan1042epz 0disabledILkeys gpio-keys7%AdefaultIMkey-1 | USER_SW1key-2 D| USER_SW2key-3 E| USER_SW3key-sleep |SLEEPregulator-vqmmc-sd1-pvddregulator-gpio ?SD1_PVDDNw@f2Z  2Zw@I__symbols__ /audio-clk /opp-table-0 /cpus/cpu@0/cpus/cpu@100/cpus/cpu@200/cpus/cpu@300/cpus/cache-controller-0 /opp-table-1 /qextal-clk /rtxin-clk/soc#/soc/interrupt-controller@10400000/soc/pinctrl@10410000 /soc/pinctrl@10410000/eth0*/soc/pinctrl@10410000/eth14/soc/pinctrl@10410000/i2c>/soc/pinctrl@10410000/rtc-irqJ/soc/pinctrl@10410000/sd0-emmcZ/soc/pinctrl@10410000/sd0-usdi/soc/pinctrl@10410000/sd2t/soc/pinctrl@10410000/xspi0~/soc/pinctrl@10410000/canfd!/soc/pinctrl@10410000/canfd/can1!/soc/pinctrl@10410000/canfd/can4/soc/pinctrl@10410000/i2c0/soc/pinctrl@10410000/nmi/soc/pinctrl@10410000/scif/soc/pinctrl@10410000/sd1/soc/clock-controller@10420000 /soc/system-controller@10430000/soc/spi@11030000/soc/serial@11c01400/soc/can@12440000/soc/watchdog@14400000/soc/watchdog@13000000/soc/watchdog@13000400/soc/i2c@14400400/soc/i2c@14400800 /soc/i2c@14400c00/soc/i2c@14400c00/pmic@12/soc/i2c@14401000/soc/i2c@14401400/soc/i2c@14401800 /soc/i2c@14401c00/soc/i2c@14402000/soc/i2c@11c01000/soc/gpu@14850000#/soc/interrupt-controller@14900000"/soc/mmc@15c00000"(/soc/mmc@15c00000/vqmmc-regulator4/soc/mmc@15c10000":/soc/mmc@15c10000/vqmmc-regulatorF/soc/mmc@15c20000"L/soc/mmc@15c20000/vqmmc-regulatorX/soc/ethernet@15c30000]/soc/ethernet@15c30000/mdio+c/soc/ethernet@15c30000/mdio/ethernet-phy@7(h/soc/ethernet@15c30000/rx-queues-config(v/soc/ethernet@15c30000/tx-queues-config/soc/ethernet@15c40000/soc/ethernet@15c40000/mdio+/soc/ethernet@15c40000/mdio/ethernet-phy@7(/soc/ethernet@15c40000/rx-queues-config(/soc/ethernet@15c40000/tx-queues-config/soc/video@16000000,/soc/video@16000000/ports/port@1/endpoint@0/soc/csi2@16000400+/soc/csi2@16000400/ports/port@1/endpoint@0/stmmac-axi-config/regulator-1p8v/regulator-3p3v/regulator-vdd0p8v-others /x3-clock /can-phy0 /can-phy1 /keys $/regulator-vqmmc-sd1-pvdd compatible#address-cells#size-cellsmodel#clock-cellsclock-frequencyphandleopp-hzopp-microvoltclock-latency-nsopp-suspendregdevice_typenext-level-cacheenable-methodclocksoperating-points-v2cache-unifiedcache-sizecache-levelinterrupt-parentranges#interrupt-cellsinterrupt-controllerinterruptsinterrupt-namespower-domainsresetsgpio-controller#gpio-cellsgpio-rangespinmuxoutput-enablepinsbias-pull-uprenesas,output-impedancegpio-hoggpiosoutput-highline-nameclock-names#reset-cells#power-domain-cellsreg-namesreset-namesstatuspinctrl-0pinctrl-namesvcc-supplym25p,fast-readspi-max-frequencyspi-tx-bus-widthspi-rx-bus-widthlabelassigned-clocksassigned-clock-ratesinterrupts-extendedmali-supplypinctrl-1vmmc-supplyvqmmc-supplymmc-hs200-1_8vnon-removablefixed-emmc-driver-typeregulator-nameregulator-min-microvoltregulator-max-microvoltsd-uhs-sdr50sd-uhs-sdr104snps,multicast-filter-binssnps,perfect-filter-entriesrx-fifo-depthtx-fifo-depthsnps,fixed-burstsnps,no-pbl-x8snps,force_thresh_dma_modesnps,axi-configsnps,mtl-rx-configsnps,mtl-tx-configsnps,txpblsnps,rxpblphy-handlephy-moderxc-skew-psectxc-skew-psecrxdv-skew-psectxdv-skew-psecrxd0-skew-psecrxd1-skew-psecrxd2-skew-psecrxd3-skew-psectxd0-skew-psectxd1-skew-psectxd2-skew-psectxd3-skew-psecsnps,rx-queues-to-usesnps,rx-sched-spsnps,dcb-algorithmsnps,prioritysnps,map-to-dma-channelsnps,tx-queues-to-useremote-endpointsnps,lpi_ensnps,wr_osr_lmtsnps,rd_osr_lmtsnps,blenethernet0ethernet1i2c2mmc0mmc2i2c0serial3mmc1regulator-boot-onregulator-always-onbootargsstdout-path#phy-cellsmax-bitratelinux,codewakeup-sourcedebounce-intervalgpios-statesaudio_extal_clkcluster0_oppcpu0cpu1cpu2cpu3L3_CA55gpu_opp_tableqextal_clkrtxin_clksocicupinctrleth0_pinseth1_pinsi2c2_pinsrtc_irq_pinsdhi0_emmc_pinssdhi0_usd_pinssdhi2_pinsxspi_pinscanfd_pinscan1_pinscan4_pinsi2c0_pinsnmi_pinsscif_pinssdhi1_pinscpgsysxspiscif0canfdwdt1wdt2wdt3i2c1raa215300i2c3i2c4i2c5i2c6i2c7i2c8gpugicsdhi0sdhi0_vqmmcsdhi1sdhi1_vqmmcsdhi2sdhi2_vqmmceth0mdio0phy0mtl_rx_setup0mtl_tx_setup0eth1mdio1phy1mtl_rx_setup1mtl_tx_setup1crucrucsi2csi2crustmmac_axi_setupreg_1p8vreg_3p3vreg_vdd0p8v_othersx3can_transceiver0can_transceiver1keysvqmmc_sd1_pvddclock-lanesdata-lanesvdddo-supplyvdda-supplyvddd-supplyenable-gpiosreset-gpios